The Memory Hierarchy & Cache

- Review of Memory Hierarchy & Cache Basics (from 550):
 - Motivation for The Memory Hierarchy:
 - CPU/Memory Performance Gap
 - The Principle Of Locality

Cache \$\$\$\$\$

Review From 550

- Cache Basics:
 - Block placement strategy & Cache Organization:
 - Block replacement policy
 - Unified vs. Separate Level 1 Cache
- CPU Performance Evaluation with Cache:
 - Average Memory Access Time (AMAT)/Memory Stall cycles
 - Memory Access Tree
- Classification of Steady-State Cache Misses: The Three C's of cache Misses
- Cache Write Policies/Performance Evaluation:
 - Write Though
 - Write Back
- Cache Write Miss Policies: Cache block allocation policy on a write miss.
- Multi-Level Caches:
 - Miss Rates For Multi-Level Caches
 - 2-Level Cache Performance
 - Write Policy For 2-Level Cache
 - 3-Level Cache Performance

Cache exploits memory access locality to:

- Lower AMAT by hiding long main memory access latency.
 Thus cache is considered a memory latency-hiding technique.
- Lower demands on main memory bandwidth.


EECC551 - Shaaban

4th Edition: Chapter 5.1, Appendix C.1-C.3 (3rd Edition Chapter 5.1-5.4)

Memory Hierarchy: Motivation Processor-Memory (DRAM) Performance Gap

i.e. Gap between memory access time (latency) and CPU cycle time

Memory Access Latency: The time between a memory access request is issued by the processor and the time the requested information (instructions or data) is available to the processor.



(Review from 550)

Processor-DRAM Performance Gap Impact

- To illustrate the performance impact, assume a single-issue pipelined CPU with CPI = 1 using non-ideal memory.
- Ignoring other factors, the minimum cost of a full memory access in terms of number of wasted CPU cycles:

 [e.g. cycles added to CPI]

Year	CPU speed MHZ	CPU cycle ns	Memory Access ns	Minimum CPU memory stall cycles or instructions wasted
1986:	8	125	190	190/125 - 1 = 0.5
1989:	33	30	165	165/30 - 1 = 4.5
1992:	60	16.6	120	120/16.6 -1 = 6.2
1996:	200	5	110	110/5 - 1 = 21
1998:	300	3.33	100	100/3.33 - 1 = 29
2000:	1000	1	90	90/1 - 1 = 89
2002:	2000	.5	80	80/.5 - 1 = 159
2004:	3000	.333	60	60.333 - 1 = 179 Or more

Ideal Memory Access Time (latency) = 1 CPU Cycle Real Memory Access Time (latency) >> 1 CPU cycle

Addressing The CPU/Memory Performance Gap:

Memory Access Latency Reduction & Hiding Techniques

Memory Latency Reduction Techniques:

Reduce it!

- <u>Faster Dynamic RAM (DRAM) Cells:</u> Depends on VLSI processing technology.
- Wider Memory Bus Width: Fewer memory bus accesses needed (e.g 128 vs. 64 bits)
- Multiple Memory Banks:
 - At DRAM chip level (SDR, DDR SDRAM), module or channel levels.
- Integration of Memory Controller with Processor: e.g AMD's processor architecture + Intel's i7
- New Emerging Faster RAM Technologies: e.g. Magnetoresistive Random Access Memory (MRAM)

Memory Latency Hiding Techniques:

Hide it!



- Memory Hierarchy: One or more levels of smaller and faster memory (SRAM-based <u>cache</u>) on- or off-chip that exploit <u>program access locality</u> to hide long main memory latency.
- Pre-Fetching: Request instructions and/or data from memory before actually needed to hide long memory access latency.
 Get it from main memory into cache before you need it!

What about dynamic scheduling?

Addressing CPU/Memory Performance Gap by Hiding Long Memory Latency:


Memory Hierarchy: Motivation

- The gap between CPU performance and main memory has been widening with higher performance CPUs creating performance bottlenecks for memory access instructions.

 | For Ideal Memory: Memory Access Time or latency = 1 CPU cycle
- <u>To hide long memory access latency</u>, the memory hierarchy is organized into several levels of memory with the smaller, <u>faster SRAM-based</u> <u>memory levels closer to the CPU</u>: <u>registers</u>, then <u>primary Cache Level</u> (L₁), then additional <u>secondary cache levels</u> (L₂, L₃...), then <u>DRAM-based main memory</u>, then <u>mass storage</u> (virtual memory).
- Each level of the hierarchy is usually a subset of the level below: data found in a level is also found in the level below (farther from CPU) but at lower speed (longer access time).
- Each level maps addresses from a larger physical memory to a smaller level of physical memory closer to the CPU.
- This concept is greatly aided by the <u>principal of locality both temporal</u> and <u>spatial</u> which indicates that programs tend to reuse data and instructions that they have used recently or those stored in their vicinity leading to <u>working set</u> of a program.

Both Editions: Chapter 5.1

Levels of The Memory Hierarchy



Memory Hierarchy: Motivation The Principle Of Locality

- Programs usually access a relatively small portion of their address space (instructions/data) at any instant of time (program working set).
 Thus: Memory Access Locality → Program Working Set
- Two Types of access locality:

Often used data + instructions

- 1 <u>Temporal Locality:</u> If an item (instruction or data) is referenced, it will tend to be referenced again soon.
 - e.g. <u>instructions in the body of inner loops</u>
- 2 <u>Spatial locality:</u> If an item is referenced, items whose addresses are close will tend to be referenced soon.
 - e.g. <u>sequential instruction</u> execution, <u>sequential access</u> to elements of <u>array</u>
- The presence of locality in program behavior (memory access patterns), makes it possible to satisfy a large percentage of program memory access needs (both instructions and data) using <u>faster</u> memory levels (<u>cache</u>) <u>with much less capacity</u> than program address space.

 EECC551 Shaaban

Cache utilizes faster memory (SRAM)

Access Locality & Program Working Set

• Programs usually access a relatively small portion of their address space (instructions/data) at any instant of time (program working set).

Locality in program memory access → **Program Working Set**

• The presence of <u>locality</u> in program behavior and <u>memory access patterns</u>, makes it possible to satisfy a large percentage of program memory access needs using <u>faster</u> memory levels with <u>much less capacity</u> than program address space.

(i.e Cache)

Using Static RAM (SRAM)

 $\begin{array}{c} \textbf{Program Instruction Address Space} \\ \textbf{Program Data Address Space} \\ \textbf{Program instruction} \\ \textbf{working set at time } T_0 \\ \textbf{Program data} \\ \textbf{working set at time } T_0 + \Delta \\ \end{array}$

Memory Hierarchy Operation

• If an instruction or operand is required by the CPU, the levels of the memory hierarchy are searched for the item starting with the level closest to the CPU (Level 1 cache): $\boxed{L_1 \text{ Cache}}$

Cache Hit

If the item is found, it's delivered to the CPU resulting in a cache hit without searching lower levels.

Cache Miss

- If the item is missing from an upper level, resulting in <u>a cache</u>
 miss, the level just below is searched. Miss rate for level one cache = 1 Hit rate = 1 H₁
- For systems with several levels of cache, the search continues with cache level 2, 3 etc.
- If all levels of cache report a miss then main memory is accessed for the item.
 - CPU \leftrightarrow cache \leftrightarrow memory: Managed by hardware.
- If the item is not found in main memory resulting in a page fault, then disk (virtual memory), is accessed for the item.
 - Memory \leftrightarrow disk: Managed by the operating system with hardware support

Memory Hierarchy: Terminology

- A Block: The smallest unit of information transferred between two levels.
- **Hit:** Item is found in some block in the upper level (example: Block X)
- e. g. H1
- **Hit Rate:** The fraction of memory access found in the upper level.
- **<u>Hit Time:</u>** Time to access the upper level which consists of

Hit rate for level one cache = H_1

(S)RAM access time + Time to determine hit/miss


Ideally = 1 Cycle

- Miss: Item needs to be retrieved from a block in the lower level (Block Y)
- Miss Rate = 1 (Hit Rate)e. g. 1- H1

Miss rate for level one cache = $1 - \text{Hit rate} = 1 - \text{H}_1$

- Miss Penalty: Time to replace a block in the upper level + M Time to deliver the missed block to the processor
- **Hit Time << Miss Penalty M**

(Review from 550)



#10 lec # 8 Fall 2010 10-14-2010

Basic Cache Concepts

- Cache is the first level of the memory hierarchy once the address leaves the CPU and is searched first for the requested data.
- If the data requested by the CPU is present in the cache, it is retrieved from cache and the data access is <u>a cache hit</u> otherwise <u>a cache miss</u> and data must be read from main memory.
- On a cache miss a block of data must be brought in from main memory to cache to possibly <u>replace</u> an existing cache block.
- The allowed block addresses where blocks can be mapped (placed) into cache from main memory is determined by <u>cache placement strategy</u>.
- Locating a block of data in cache is handled by cache <u>block</u> <u>identification mechanism</u>: Tag matching.
- On a cache miss choosing the cache block being removed (replaced) is handled by the *block replacement strategy* in place.
- When a write to cache is requested, a number of main memory update strategies exist as part of *the cache write policy*.

Basic Cache Design & Operation Issues

• Q1: Where can a block be placed cache?

Block placement

(Block placement strategy & Cache organization)

- Fully Associative, Set Associative, Direct Mapped.

Very complex

Most common

Simple but suffers from conflict misses

• Q2: How is a block found if it is in cache?

Locating a block

(Block identification)

Cache Hit/Miss?

- Tag/Block.

Tag Matching

Q3: Which block should be replaced on a miss?

(Block replacement)

Block replacement

- Random, LRU, FIFO.

• Q4: What happens on a write?

(Cache write policy)

(Review from 550)

Not covered in 550 will be covered here

- Write through, write back.

+ Cache block write allocation policy

4th Edition: Appendix C.1 (3rd Edition Chapter 5.2)

EECC551 - Shaaban

#12 lec # 8 Fall 2010 10-14-2010

Cache Organization & Placement Strategies

Placement strategies or mapping of a main memory data block onto cache block frames divide cache designs into three organizations:

<u>Direct mapped cache:</u> A block can be placed in only one location (cache block frame), given by the mapping function: suffers from conflict misses

Mapping Function

index = (Block address) MOD (Number of blocks in cache)

- Fully associative cache: A block can be placed anywhere in cache. (no mapping function). Most complex cache organization to implement
- **Set associative cache:** A block can be placed in a restricted set of places, or cache block frames. A set is a group of block frames in the cache. A block is first mapped onto the set and then it can be placed anywhere within the set. The set in this case is chosen by:

Mapping Function

index = (Block address) MOD (Number of sets in cache)

If there are n blocks in a set the cache placement is called n-way set-associative.

Most common cache organization

Cache Organization: Tag Valid Bit Data **Cache Block Frame Direct Mapped Cache** A block can be placed in one location only, given by: (Block address) MOD (Number of blocks in cache) In this case, mapping function: (Block address) MOD (8) = index Cache (i.e low three bits of block address) Index **Index bits** 8 cache block frames Here four blocks in memory **Example:** 29 MOD 8 = 5map to the same cache block frame (11101) MOD (1000) = 10132 memory index blocks Index size = Log, 8 **= 3 bits** cacheable 00001 00101 01001 01101 10001 10101 11001 11101 Memory **Limitation of Direct Mapped Cache: Conflicts between** memory blocks that map to the same cache block frame EECC551 - Shaaban may result in conflict cache misses (Review from 550) #14 lec # 8 Fall 2010 10-14-2010

4KB Direct Mapped Cache Example Tag


1K = 2¹⁰ = 1024 Blocks Each block = one word
(4 bytes)

Can cache up to 2^{32} bytes = 4 GB of memory

Mapping function:

Cache Block frame number = (Block address) MOD (1024)

i.e . Index field or 10 low bits of block address



Tag Matching

Hit or Miss Logic
(Hit or Miss?)

Direct mapped cache is the least complex cache organization in terms of tag matching and Hit/Miss Logic complexity

Address from CPU

Address (showing bit positions)

31 30 . . . 13 12 11 . . . 2 1 0

Index

Data

20

Tag

2

Index Valid Tag

Tag field (20 bits)

Hit

(Review from 550)

#15 lec # 8 Fall 2010 10-14-2010

EECC551 - Shaaban

Mapping

Index field


Data

(10 bits)


Block offset


SRAM

(2 bits)



Tag **Cache Organization:** Data **Cache Block Frame Set Associative Cache** Why set associative? One-way set associative Set associative cache reduces cache misses by reducing conflicts (direct mapped) between blocks that would have been mapped to the same cache Block Tag Data block frame in the case of direct mapped cache 1-way set associative: 0 (direct mapped) Two-way set associative 1 block frame per set Set Tag Data Tag Data Here 8 sets 0 2-way set associative: 2 blocks frames per set 1 2 Here 4 sets 5 3 6 7 4-way set associative: Here 2 sets 4 blocks frames per set Four-way set associative Tag Data Tag Data Tag Data Set 8-way set associative: 8 blocks frames per set 1 In this case it becomes fully associative since total number of block frames = 8Eight-way set associative (fully associative) Tag Data One set (no mapping) EECC551 - Shaaban A cache with a total of 8 cache block frames shown above (Review from 550) #17 lec # 8 Fall 2010 10-14-2010





Locating A Data Block in Cache


- Each block frame in cache has an address tag.
- The tags of every cache block that might contain the required data are checked in parallel.
- A valid bit is added to the tag to indicate whether this entry contains a valid address.
- The address from the CPU to cache is divided into:
 - A block address, further divided into:
 - An index field to choose a block frame/set in cache. (no index field when fully associative).
 - A tag field to search and match addresses in the selected set.
 - A block offset to select the data from the block.



Address Field Sizes/Mapping

← Physical Memory Address Generated by CPU **←**

(size determined by amount of physical main memory cacheable)



Tag size = address size - index size - offset size

Number of Sets in cache

Mapping function:

Cache set or block frame number = Index =

= (Block Address) MOD (Number of Sets)

No index/mapping function for fully associative cache

EECC551 - Shaaban

(Review from 550)

#21 lec # 8 Fall 2010 10-14-2010

Cache Replacement Policy

Which block to replace on a cache miss?

When a cache miss occurs the cache controller may have to select a block of cache data to be removed from a cache block frame and replaced with the requested data, such a block is selected by one of three methods:

(No cache replacement policy in direct mapped cache) No choice on which block to replace

- **Random:**
 - Any block is randomly selected for replacement providing uniform allocation.
 - Simple to build in hardware. Most widely used cache replacement strategy.
- <u>Least-recently used (LRU):</u>
 - Accesses to blocks are recorded and and the block replaced is the one that was not used for the longest period of time.
 - Full LRU is *expensive* to implement, as the number of blocks to be tracked increases, and is usually approximated by block usage bits that are cleared at regular time intervals.
- First In, First Out (FIFO:
 - Because LRU can be complicated to implement, this approximates LRU by determining the oldest block rather than LRU

Miss Rates for Caches with Different Size, Associativity & Replacement Algorithm Sample Data

Associativity:	2-way		4-way	8-way	
Size	LRU	Random	LRU Random	LRU	Random
16 KB	5.18%	5.69%	4.67% 5.29%	4.39%	4.96%
64 KB	1.88%	2.01%	1.54% 1.66%	1.39%	1.53%
256 KB	1.15%	1.17%	1.13% 1.13%	1.12%	1.12%

Program steady state cache miss rates are given Initially cache is empty and miss rates ~ 100%

FIFO replacement miss rates (not shown here) is better than random but worse than LRU

For SPEC92

Unified vs. Separate Level 1 Cache

• Unified Level 1 Cache (Princeton Memory Architecture).

Or Split

AKA Shared Cache

#24 lec # 8 Fall 2010 10-14-2010

A single level $1(L_1)$ cache is used for both instructions and data.

• Separate instruction/data Level 1 caches (Harvard Memory Architecture): The level 1 (L_1) cache is split into two caches, one for instructions (instruction cache, L_1 I-cache) and the other for data (data cache, L_1 D-cache).

Processor Processor Most Common Control **Control** Accessed Instruction for both Level 1 Datapath Registers Unified instructions Cache Registers And data Level I-cache Datapath One Cache Data $\mathbf{L_1}$ Level 1 **D-cache** Cache **AKA** shared **Unified Level 1 Cache** Separate (Split) Level 1 Caches (Princeton Memory Architecture) Why? (Harvard Memory Architecture) Split Level 1 Cache is more preferred in pipelined CPUs EECC551 - Shaaban to avoid instruction fetch/Data access structural hazards (Review from 550)

Memory Hierarchy Performance:

Average Memory Access Time (AMAT), Memory Stall cycles

- The Average Memory Access Time (AMAT): The number of cycles required to complete an average memory access request by the CPU.
- Average memory stall cycles per memory access: The number of stall cycles added to CPU execution cycles for one memory access.
- Memory stall cycles per average memory access = (AMAT -1)
- For ideal memory: AMAT = 1 cycle, this results in zero memory stall cycles.
- Memory stall cycles per average instruction =

Number of memory accesses per instruction

Instruction x Memory stall cycles per average memory access $= (1 + \text{fraction of loads/stores}) \times (\text{AMAT -}1)$

Base $CPI = CPI_{execution} = CPI$ with ideal memory

CPI = **CPI**_{execution} + **Mem Stall cycles per instruction**

(Review from 550)

Cache Performance:

(Ignoring Write Policy)

Single Level L1 Princeton (Unified) Memory Architecture

CPUtime = Instruction count x CPI x Clock cycle time

(Review from 550)

 $CPI_{execution} = CPI$ with ideal memory

Mem Stall cycles per instruction =

Memory accesses per instruction x Memory stall cycles per access

Assuming no stall cycles on a cache hit (cache access time = 1 cycle, stall = 0)

Cache Hit Rate = H1 Miss Rate = 1- H1

i.e No hit penalty

Memory stall cycles per memory access = Miss rate x Miss penalty = $(1-H1) \times M$

AMAT = 1 + Miss rate x Miss penalty = 1 + (1 - H1) x M

Memory accesses per instruction = (1 + fraction of loads/stores)

Miss Penalty = M = the number of stall cycles resulting from missing in cache

= Main memory access time - 1

Thus for a unified L1 cache with no stalls on a cache hit:

 $\begin{aligned} CPI &= CPI_{execution} \ + \ (1 + fraction \ of \ loads \ and \ stores) \ x \ stall \ cycles \ per \ access \\ &= CPI_{execution} \ + \ (1 + fraction \ of \ loads \ and \ stores) \ x \ (AMAT - 1) \end{aligned}$

EECC551 - Shaaban

#26 lec # 8 Fall 2010 10-14-2010

(Ignoring Write Policy)

Memory Access Tree: For Unified Love

For Unified Level 1 Cache

CPU Memory Access Probability to be here (1-H1)H1 100% Unified or 1 L1 Hit: L1 Miss: % = Hit Rate = H1 % = (1- Hit rate) = (1- H1)Hit Access Time = 1Access time = M + 1Stall cycles per access = 0Stall cycles per access = M**Assuming:** Stall= $H1 \times 0 = 0$ $Stall = M \times (1-H1)$ Ideal access on a hit (No Stall) Hit Rate Hit Time Miss Rate Miss Time

AMAT = H1 x 1 + (1-H1) x (M+1) = Stall Cycles Per Access = $AMAT - 1 = M \times (1 - H1)$ $CPI = CPI_{execution} + (1 + fraction of loads/stores) x M x (1 - H1)$ M = Miss Penalty = stall cycles per access resulting from missing in cache M + 1 = Miss Time = Main memory access timeH1 = Level 1 Hit Rate 1- H1 = Level 1 Miss Rate

AMAT = 1 + Stalls per average memory access

Cache Performance Example

- Suppose a CPU executes at Clock Rate = 200 MHz (5 ns per cycle) with a single level of cache.
- $CPI_{execution} = 1.1$ (i.e base CPI with ideal memory)
- Instruction mix: 50% arith/logic, 30% load/store, 20% control
- Assume a cache miss rate of 1.5% and a miss penalty of M=50 cycles.

$$CPI = CPI_{execution} + mem stalls per instruction$$

Mem Stalls per instruction =

1- H1)

Mem accesses per instruction x Miss rate x Miss penalty

Mem accesses per instruction =
$$1 + .3 = 1.3$$

Instruction fetch

Load/store

Mem Stalls per memory access = $(1-H1) \times M = .015 \times 50 = .75$ cycles

$$AMAT = 1 + .75 = 1.75$$
 cycles

Mem Stalls per instruction = $1.3 \times .015 \times 50 = 0.975$

$$CPI = 1.1 + .975 = 2.075$$

The ideal memory CPU with no misses is 2.075/1.1 = 1.88 times faster

Cache Performance Example

- Suppose for the <u>previous example</u> we <u>double the clock rate</u> to 400 MHz, how much faster is this machine, assuming similar miss rate, instruction mix?
- Since memory speed is not changed, the miss penalty takes more CPU cycles:


Miss penalty =
$$M = 50 \times 2 = 100$$
 cycles.
 $CPI = 1.1 + 1.3 \times .015 \times 100 = 1.1 + 1.95 = 3.05$

Speedup =
$$(CPI_{old} \times C_{old})/(CPI_{new} \times C_{new})$$


= 2.075 x 2 / 3.05 = 1.36

The new machine is only 1.36 times faster rather than 2 times faster due to the increased effect of cache misses.

→ CPUs with higher clock rate, have more cycles per cache miss and more memory impact on CPI.



Memory Access Tree (Ignoring Write Policy) For Separate Level 1 Caches



CPI = CPI_{execution} + Stall cycles per instruction = CPI_{execution} + (1 + fraction of loads/stores) x Stall Cycles per access

Stall cycles per instruction = (1 + fraction of loads/stores) x Stall Cycles per access

M = Miss Penalty = stall cycles per access resulting from missing in cache

M + 1 = Miss Time = Main memory access time

Data H1 = Level 1 Data Hit Rate 1- Data H1 = Level 1 Data Miss Rate

Instruction H1 = Level 1 Instruction Hit Rate 1- Instruction H1 = Level 1 Instruction Miss Rate

% Instructions = Percentage or fraction of instruction fetches out of all memory accesses

% Data = Percentage or fraction of data accesses out of all memory accesses

(Review from 550)

EECC551 - Shaaban

#31 lec # 8 Fall 2010 10-14-2010

Split L1 Cache Performance Example

- Suppose a CPU uses separate level one (L1) caches for instructions and data (Harvard memory architecture) with different miss rates for instruction and data access:
 - A cache hit incurs no stall cycles while a cache miss incurs 200 stall cycles for both memory reads and writes.
 - **CPI**_{execution} = **1.1** (i.e base CPI with ideal memory)
 - Instruction mix: 50% arith/logic, 30% load/store, 20% control
 - Assume a cache miss rate of 0.5% for instruction fetch and a cache data miss rate of 6%.
 - A cache hit incurs no stall cycles while a cache miss incurs 200 stall cycles for both memory reads and writes.
- Find the resulting stalls per access, AMAT and CPI using this cache?

(Ignoring Write Policy)

 $CPI = CPI_{execution} + mem stalls per instruction$

Memory Stall cycles per instruction = Instruction Fetch Miss rate x Miss Penalty + Data Memory Accesses Per Instruction x Data Miss Rate x Miss Penalty

Memory Stall cycles per instruction = 0.5/100 x 200 + 0.3 x 6/100 x 200 = 1 + 3.6 = 4.6 cycles Stall cycles per average memory access = 4.6/1.3 = 3.54 cycles AMAT = 1 + 3.54 = 4.54 cycles CPI = CPI_{execution} + mem stalls per instruction = 1.1 + 4.6 = 5.7 cycles

- What is the miss rate of a single level unified cache that has the same performance?
 - 4.6 = 1.3 x Miss rate x 200 which gives a miss rate of 1.8 % for an equivalent unified cache
- How much faster is the CPU with ideal memory?

The CPU with ideal cache (no misses) is 5.7/1.1 = 5.18 times faster With no cache at all the CPI would have been = $1.1 + 1.3 \times 200 = 261.1$ cycles!!

EECC551 - Shaaban

 \mathbf{M}

Memory Access Tree For Separate Level 1 Caches Example (Ignoring Write Policy) 30% of all instructions executed are loads/stores, thus: Fraction of instruction fetches out of all memory accesses = 1/(1+0.3) = 1/1.3 = 0.769 or 76.9 % For Last Example Fraction of data accesses out of all memory accesses = 0.3/(1+0.3) = 0.3/1.3 = 0.231 or 23.1 % **CPU Memory Access** 100% **Split** % Instructions = % data = 0.231 or 23.1 % 0.769 or 76.9 % Instruction Data 0.231 x 0.94 0.231×0.06 %instructions x %instructions % data x Data H1 Instruction H1) % data x (1 - Data H1) x (1 - Instruction H1) = .2169 or 21.69 % = .765 or 76.5 % = 0.01385 or 1.385 % = 0.003846 or 0.3846 % 0.769 x 0.995 0.769×0.005 **Instruction L1 Hit: Instruction L1 Miss:** Data L1 Hit: Data L1 Miss: Access Time = M + 1 = 201Hit Access Time = 1**Hit Access Time: = 1** Access Time = M + 1 = 201Stalls Per access = M = 200Stalls = 0Stalls = 0Stalls per access: M = 200Stalls = %instructions x (1 - Instruction H1) x M Stalls = % data x (1 - Data H1) x M $= 0.003846 \times 200 = 0.7692$ cycles Ideal access on a hit, no stalls $= 0.01385 \times 200 = 2.769 \text{ cycles}$ Ideal access on a hit, no stalls Stall Cycles Per Access = % Instructions x (1 - Instruction H1) x M + % data x (1 - Data H1) x M = 0.7692 + 2.769 = 3.54 cycles AMAT = 1 + Stall Cycles per access = 1 + 3.5 = 4.54 cyclesStall cycles per instruction = $(1 + \text{fraction of loads/stores}) \times \text{Stall Cycles per access} = 1.3 \times 3.54 = 4.6 \text{ cycles}$ $CPI = CPI_{execution} + Stall cycles per instruction = 1.1 + 4.6 = 5.7$ Given as 1.1 M = Miss Penalty = stall cycles per access resulting from missing in cache = 200 cycles (Review from 550) M + 1 = Miss Time = Main memory access time = 200+1 = 201 cyclesL1 access Time = 1 cycle Data H1 = 0.94 or 94%1- Data H1 = 0.06 or 6%Instruction H1 = 0.995 or 99.5%1- Instruction H1 = 0.005 or 0.5%EECC551 - Shaaban % Instructions = Percentage or fraction of instruction fetches out of all memory accesses = 76.9 % % Data = Percentage or fraction of data accesses out of all memory accesses = 23.1 % #33 lec # 8 Fall 2010 10-14-2010

Typical Cache Performance Data Usually Date Miss Rate >> Instruction Miss Rate Usually Date Miss Rate >> Instruction Miss Rate

Instruction cache Size Data cache Unified cache 1 KB 3.06%24.61% 13.34%2 KB 2.26% 20.57% 9.78% 4 KB 1.78%15.94%7.24%8 KB 1.10% 10.19% 4.57% 16 KB 0.64%6.47% 2.87% 32 KB 0.39%4.82% 1.99%64 KB 0.15%3.77%1.35%128 KB 2.88%0.02%0.95%

Miss rates for instruction, data, and unified caches of different sizes.

Program <u>steady state</u> cache miss rates are given Initially cache is empty and miss rates ~ 100%

Types of Cache Misses: The Three C's

(of Cache Misses)

- Compulsory: On the <u>first access to a block</u>; the block must be brought into the cache; also called cold start misses, or first reference misses.
 - Initially upon program startup: Miss rate ~ 100% All compulsory misses

Can be reduced by increasing cache block size and pre-fetching


Capacity: Occur because blocks are being <u>discarded</u> from cache because cache <u>cannot contain all blocks</u> i.e. cache filled needed for program execution (program working set is much larger than cache capacity).


Can be reduced by increasing total cache size

Conflict: In the case of <u>set associative or direct</u> mapped block placement strategies, conflict misses occur when several blocks are <u>mapped to the same set or block</u> frame; also called collision misses or interference misses.

Can be reduced by increasing cache associativity








Cache Read/Write Operations

- Statistical data suggest that reads (including instruction fetches) dominate processor cache accesses (writes account for ~ 25% of data cache traffic).
- In cache reads, a block is read at the same time while the tag is being compared with the block address. If the read is a hit the data is passed to the CPU, if a miss it ignores it.
- In cache writes, modifying the block cannot begin until the tag is checked to see if the address is a hit. i.e write hit (we have old block to modify in cache)
- Thus for cache writes, <u>tag checking</u> cannot take place in parallel, and only the specific data (between 1 and 8 bytes) requested by the CPU can be modified.
 - Solution: Pipeline tag checking and cache write.
- Cache can be classified according to the write and memory update strategy in place as: write through, or write back cache.



Cache Write Strategies

- 1 Write Though: Data is written to both the cache block and to a block of main memory. (i.e written though to memory)
 - The lower level always has the most updated data; an important feature for I/O and multiprocessing.
 - Easier to implement than write back.
 - A write buffer is often used to reduce CPU write stall while data is written to memory.

 The updated cache block is marked as modified or dirty
- Write Back: Data is written or updated only to the cache block. The modified or dirty cache block is written to main memory when it's being replaced from cache.
 - Writes occur at the speed of cache

D = Dirty

Modified

Status Bit 0 = clean

1 = dirty or modified

Valid Bit


Or

- A status bit called <u>a dirty or modified bit</u>, is used to indicate whether the <u>block was modified while in cache</u>; if not the block is not written back to main memory when replaced. i.e discarded
 - Advantage: Uses less memory bandwidth than write through.

Cache Block Frame for Write-Back Cache

Data

Tag



Cache Write Miss Policy

• Since data is usually not needed immediately on a write miss two options exist on a cache write miss:

Write Allocate:

(Bring old block to cache then update it)

The missed cache block is loaded into cache on a write miss followed by write hit actions.

i.e A cache block frame is allocated for the block to be modified (written-to)

No-Write Allocate:

i.e A cache block frame is not allocated for the block to be modified (written-to)

The block is modified in the lower level (lower cache level, or main memory) and not loaded (written or updated) into cache.


While any of the above two write miss policies can be used with either write back or write through:


- Write back caches <u>always</u> use <u>write allocate</u> to capture subsequent writes to the block in cache.
- Write through caches <u>usually</u> use <u>no-write allocate</u> since subsequent writes still have to go to memory.

<u>Cache Write Miss</u> = Block to be modified is not in cache <u>Allocate</u> = Allocate or assign a cache block frame for written data

Write Back Cache With Write Allocate: Cache Miss Operation


(read or write miss)





M = Miss Penalty = stall cycles per access resulting from missing in cache

Memory Access Tree, Unified L_1 Write Through, No Write Allocate, No Write Buffer



Reducing Write Stalls For Write Though Cache Using Write Buffers

- To reduce write stalls when write though is used, a write buffer is used to eliminate or reduce write stalls:
 - Perfect write buffer: All writes are handled by write buffer, no stalling for writes
 - In this case (for unified L1 cache):
 Stall Cycles Per Memory Access = % reads y

Stall Cycles Per Memory Access = % reads x (1 - H1) x M (i.e No stalls at all for writes)

- Realistic Write buffer: A percentage of write stalls are not eliminated when the write buffer is full.
- In this case (for unified L1 cache):

Stall Cycles/Memory Access = $(\% \text{ reads } x (1 - H1) + \% \text{ write stalls not eliminated}) \times M$

Write Through Cache Performance Example

- A CPU with CPI_{execution} = 1.1 Mem accesses per instruction = 1.3
- Uses a unified L1 Write Through, No Write Allocate, with:
 - 1 No write buffer.
 - Perfect Write buffer
 - 3 A realistic write buffer that eliminates 85% of write stalls
- Instruction mix: 50% arith/logic, 15% load, 15% store, 20% control
- Assume a cache miss rate of 1.5% and a miss penalty of 50 cycles. = M

 $CPI = CPI_{execution} + mem stalls per instruction$

% reads = 1.15/1.3 = 88.5% % writes = .15/1.3 = 11.5%

With No Write Buffer: Stall on all writes

Mem Stalls/ instruction = $1.3 \times 50 \times (88.5\% \times 1.5\% + 11.5\%) = 8.33$ cycles CPI = 1.1 + 8.33 = 9.43

With Perfect Write Buffer (all write stalls eliminated):


Mem Stalls/ instruction = $1.3 \times 50 \times (88.5\% \times 1.5\%) = 0.86$ cycles CPI = 1.1 + 0.86 = 1.96

With Realistic Write Buffer (eliminates 85% of write stalls)

Mem Stalls/ instruction = $1.3 \times 50 \times (88.5\% \times 1.5\% + 15\% \times 11.5\%) = 1.98$ cycles CPI = 1.1 + 1.98 = 3.08

Memory Access Tree Unified L_1 Write Back, With Write Allocate





Write Back Cache Performance Example

- A CPU with $CPI_{execution} = 1.1$ uses a unified L1 with with <u>write back</u>, with <u>write allocate</u>, and the <u>probability a cache block is dirty = 10%</u>
- Instruction mix: 50% arith/logic, 15% load, 15% store, 20% control
- Assume a cache miss rate of 1.5% and a miss penalty of 50 cycles.

CPI = **CPI**_{execution} + mem stalls per instruction

Mem Stalls per instruction =

Mem accesses per instruction x Stalls per access

Mem accesses per instruction = 1 + 0.3 = 1.3

Stalls per access = $(1-H1) \times (M \times \% \text{ clean} + 2M \times \% \text{ dirty})$


Stalls per access = 1.5% x (50 x 90% + 100 x 10%) = 0.825 cycles

AMAT = 1 + stalls per access = 1 + 0.825 = 1.825 cycles


Mem Stalls per instruction = $1.3 \times 0.825 = 1.07$ cycles

CPI = 1.1 + 1.07 = 2.17

The ideal CPU with no misses is 2.17/1.1 = 1.97 times faster



Memory Access Tree Structure For Separate Level 1 Caches, Write Back, With Write Allocate (AKA Split)



M = Miss Penalty = stall cycles per access resulting from missing in cache

M + 1 = Miss Time = Main memory access time

Data H1 = Level 1 Data Hit Rate

1- Data H1 = Level 1 Data Miss Rate

Instruction H1 = Level 1 Instruction Hit Rate

1- Instruction H1 = Level 1 Instruction Miss Rate

% Instructions = Percentage or fraction of instruction fetches out of all memory accesses

% Data = Percentage or fraction of data accesses out of all memory accesses

% Clean = Percentage or fraction of data L1 misses that are clean

% Dirty = Percentage or fraction of data L1 misses that are dirty = 1 - % Clean

Assuming:

Ideal access on a hit in L₁

Improving Cache Performance: Multi-Level Cache

2 Levels of Cache: L₁, L₂

Basic Design Rule for L_1 Cache: K.I.S.S

(e.g low degree of associatively and capacity to keep it fast)

- 3-4 cycles access time
- 2-8 way set associative

 L_2 has slower access time than L_1 , but has more capacity and higher associativity

10-15 cycles access time 8-16 way set associative

CPU

L₁ Cache

Assuming Ideal access on a hit in L₁

Hit Rate= H_1 Hit Access Time = 1 cycle (No Stall) Stalls for hit access = $T_1 = 0$

L₂ Cache

Local Hit Rate= H_2 Stalls per hit access= T_2 Hit Access Time = $T_2 + 1$ cycles

Main Memory

Slower (longer access time) than L₂

L₁ = Level 1 Cache L₂ = Level 2 Cache Memory access penalty, M
(stalls per main memory access)
Access Time = M +1

Goal of multi-level Caches:

Reduce the effective miss penalty incurred by level 1 cache misses by using additional levels of cache that capture some of these misses.

Thus hiding more main memory latency and reducing AMAT further

4th Edition: Appendix C.3 (3rd Edition Chapter 5.4)

EECC551 - Shaaban

#50 lec # 8 Fall 2010 10-14-2010

Miss Rates For Multi-Level Caches

i.e that reach this level

• <u>Local Miss Rate:</u> This rate is the number of misses in a cache level divided by the number of memory accesses to this level (i.e those memory accesses that reach this level).

Local Hit Rate = 1 - Local Miss Rate

- Global Miss Rate: The number of misses in a cache level divided by the total number of memory accesses generated by the CPU.
- Since level 1 receives all CPU memory accesses, for level 1: Local Miss Rate = Global Miss Rate = 1 - H1
- For level 2 since it only receives those accesses missed in 1:

Local Miss Rate = Miss $rate_{L2} = 1- H2$

Global Miss Rate = Miss rate_{L1} x Local Miss rate_{L2}

 $= (1-H1) \times (1-H2)$

For Level 3, global miss rate?

2-Level Cache (Both Unified) Performance (Ignoring Write Policy)

 $CPUtime = IC x (CPI_{execution} + Mem Stall cycles per instruction) x C$

Mem Stall cycles per instruction = Mem accesses per instruction x Stall cycles per access

• For a system with 2 levels of unified cache, assuming no penalty when found in L_1 cache: $(T_1 = 0)$

AMAT = 1 + Stall Cycles per access

Average stall cycles per memory access =

[miss rate L_1] x [Hit rate L_2 x Hit time L_2

+ Miss rate L₂ x Memory access penalty] =

 $(1-H1) \times H2 \times T2 + (1-H1)(1-H2) \times M$

L1 Miss, L2 Hit

(no stall on L1 hit)

Here we assume T1 = 0

H1 = L1 Hit Rate

-T1 = stall cycles per L1 access hit

H2 = Local **L2** Hit Rate

T2 =stall cycles per L2 access hit

L1 Miss, L2 Miss: Must Access Main Memory

Full Miss


 $\begin{aligned} CPI &= CPI_{execution} \ + \ (1 + fraction \ of \ loads \ and \ stores) \ x \ stall \ cycles \ per \ access \\ &= CPI_{execution} \ + \ (1 + fraction \ of \ loads \ and \ stores) \ x \ (AMAT - 1) \end{aligned}$

EECC551 - Shaaban

#52 lec # 8 Fall 2010 10-14-2010

2-Level Cache (Both Unified) Performance Memory Access Tree (Ignoring Write Policy)

CPU Stall Cycles Per Memory Access



Unified Two-Level Cache Example

• CPU with CPI_{execution} = 1.1 running at clock rate = 500 MHz

(Ignoring Write Policy)

- 1.3 memory accesses per instruction.
- With two levels of cache (both unified)
- L_1 hit access time = 1 cycle (no stall on a hit, T1=0), a miss rate of 5%
- L_2 hit access time = 3 cycles (T2= 2 stall cycles per hit) with local miss rate 40%,
- Memory access penalty, M = 100 cycles (stalls per access). Find CPI ...

CPI = **CPI**_{execution} + **Mem Stall cycles per instruction**

i.e 1-H2

With No Cache, $CPI = 1.1 + 1.3 \times 100 = 131.1$

With single L_1 , CPI = 1.1 + 1.3 x .05 x 100 = 7.6

Mem Stall cycles per instruction = Mem accesses per instruction x Stall cycles per access

Stall cycles per memory access =
$$(1-H1) \times H2 \times T2 + (1-H1)(1-H2) \times M$$

$$= 0.05 \times .6 \times 2 + 0.05 \times 0.4 \times 100$$

$$= 0.06 + 2 = 2.06 \text{ cycles}$$

AMAT = 2.06 + 1 = 3.06 cycles

Mem Stall cycles per instruction = Mem accesses per instruction x Stall cycles per access

$$=$$
 2.06 x 1.3 $=$ 2.678 cycles

$$CPI = 1.1 + 2.678 = 3.778$$

Speedup = 7.6/3.778 = 2 | Compared to CPU with L1 only

 $\begin{aligned} CPI &= CPI_{execution} \ + \ (1 + fraction \ of \ loads \ and \ stores) \ x \ stall \ cycles \ per \ access \\ &= CPI_{execution} \ + \ (1 + fraction \ of \ loads \ and \ stores) \ x \ (AMAT - 1) \end{aligned}$


EECC551 - Shaaban

#54 lec # 8 Fall 2010 10-14-2010

Memory Access Tree For 2-Level Cache (Both Unified) Example (Ignoring Write Policy) For Last Example **CPU Stall Cycles Per Memory Access Given Parameters: CPU Memory Access** 1 or 100% H1 = 95%T1 = 0 cycles H2 = 60%T2 = 2 cycles H1 = 0.95 or 95%M = 100 cycles Unified Stalls on a hit $CPI_{execution} = 1.1$ L1 Hit: $\mathbf{L_1}$ L1 Miss: Memory accesses per instruction = 1.3**Hit Access Time = 1** (1-H1)=0.05 or 5%Stalls per L1 Hit = T1 = 0Stalls= $H1 \times 0 = 0$ $(1-H1) \times H2$ (No Stall) (1-H1)(1-H2) $= 0.05 \times 0.6$ Global Miss Rate for L, $= 0.05 \times 0.4$ = 0.03 or 3%Ideal access on a hit in L₁ = 0.02 or 2%T1 = 0L1 Miss, L2 Hit: L1 Miss, L2 Miss: Hit Access Time =T2 + 1 = 3 cycles Unified Global Hit Rate for L₂ Access Time = M + 1 = 100 + 1 = 101 cycles Stalls per L2 Hit = T2 = 2 cycles Stalls per access = M = 100 cycles $\mathbf{L_2}$ Stalls = $(1-H1) \times H2 \times T2$ Stalls= $(1-H1)(1-H2) \times M$ $= 0.03 \times 2 = 0.06 \text{ cycles}$ $= 0.02 \times 100 = 2 \text{ cycles}$ **Full Miss** Stall cycles per memory access $(1-H1) \times H2 \times T2 + (1-H1)(1-H2) \times M$ **= 2.06 cycles** 0.06 AMAT = 1 + Stall cycles per memory access = 1 + 2.06 = 3.06 cyclesStall cycles per instruction = $(1 + fraction of loads/stores) \times Stall Cycles per access$ $= 1.3 \times 2.06 = 2.678$ cycles $CPI = CPI_{execution} + Stall cycles per instruction = 1.1 + 2.678 = 3.778$ EECC551 - Shaaban $CPI = CPI_{execution} + (1 + fraction of loads and stores) x stall cycles per access$

#55 lec # 8 Fall 2010 10-14-2010

= $CPI_{execution}$ + (1 + fraction of loads and stores) x (AMAT – 1)



Common Write Policy For 2-Level Cache

 L_1

- Write Policy For Level 1 Cache:
 - Usually Write through to Level 2. (not write through to main memory just to L2)
 - Write allocate is used to reduce level 1 read misses.
 - Use write buffer to reduce write stalls to level 2.

 $\mathbf{L_2}$

- Write Policy For Level 2 Cache:
 - Usually write back with write allocate is used.
 - To minimize memory bandwidth usage.



- The above 2-level cache write policy results in <u>inclusive L2 cache</u> since the content of L1 is also in L2
 - Common in the majority of all CPUs with 2-levels of cache
 - As opposed to exclusive L1, L2 (e.g AMD Athlon XP, A64)

As if we have a single level of cache with one portion (L1) is faster than remainder (L2)


i.e what is in L1 is not duplicated in L2

L1

L2

2-Level (Both Unified) Memory Access Tree

L1: Write Through to L2, Write Allocate, With Perfect Write Buffer L2: Write Back with Write Allocate



Two-Level (Both Unified) Cache Example With Write Policy

- CPU with $CPI_{execution} = 1.1$ running at clock rate = 500 MHz
- 1.3 memory accesses per instruction. Two levels of cache (both unified)
- For L_1 : i.e. ideal access time = 1 cycle
 - Cache operates at 500 MHz (no stall on L1 Hit, T1 =0) with a miss rate of 1-H1 = 5%
 - Write though to L₂ with perfect write buffer with write allocate
- For L_2 :
 - Hit access time = 3 cycles (T2= 2 stall cycles per hit) local miss rate 1- H2 = 40%
 - Write back to main memory with write allocate
 - Probability a cache block is dirty = 10%
- Memory access penalty, M = 100 cycles.
- Create memory access tree and find, stalls per memory access, AMAT, CPI.
- Stall cycles per memory access = $(1-H1) \times H2 \times T2 + (1-H1) \times (1-H2) \times (\% \text{ clean } \times M + \% \text{ dirty } \times 2M)$ = $.05 \times .6 \times 2 + .05 \times .4 \times (.9 \times 100 + .1 \times 200)$ = $.06 + 0.02 \times 110 = .06 + 2.2 = 2.26$
- AMAT = 2.26 + 1 = 3.26 cycles

Mem Stall cycles per instruction = Mem accesses per instruction x Stall cycles per access

$$=$$
 2.26 x 1.3 $=$ 2.938 cycles

$$CPI = 1.1 + 2.938 = 4.038 = 4$$


Memory Access Tree For Two-Level (Both Unified) Cache Example With Write Policy L1: Write Through to L2, Write Allocate, With Perfect Write Buffer For Last Example L2: Write Back with Write Allocate **Given Parameters: CPU Memory Access** H1 = 95%T1 = 0 cycles H2 = 60%T2 = 2 cycles 1 or 100% Unified (H1) = 0.95 or 95%M = 100 cycles (1-H1) = 0.05 or 5%Stalls on a hit \mathbf{L}_{1} L1 Hit: L2 Misses: 10% dirty 90% clean L1 Miss: $(1-H1) \times H2$ **Hit Access Time = 1** $CPI_{execution} = 1.1$ $= 0.05 \times 0.6$ Stalls Per access = 0= 0.03 or 3%Memory accesses per instruction = 1.3 L1 Miss, L2 Hit: Unified $(1-H1) \times (1-H2) = 0.05 \times 0.4 = 0.02 \text{ or } 2\%$ Hit Access Time =T2 + 1 = 3 cycles Stalls per L2 Hit = T2 = 2 cycles \mathbf{L}_2 L1 Miss, L2 Miss $Stalls = (1-H1) \times H2 \times T2$ (1-H1) x (1-H2) x % clean $(1-H1) \times (1-H2) \times \% \text{ dirty}$ $= 0.02 \times 0.9 = 0.018 \text{ or } 1.8\%$ $= 0.03 \times 2 = 0.06 \text{ cycles}$ $= 0.02 \times 0.1 = 0.002$ or 0.2 %L1 Miss, L2 Miss, Clean L1 Miss, L2 Miss, Dirty Access Time = M + 1 = 101 cycles Access Time = 2M + 1 = 200 + 1 = 201 cycles Stalls per access = MStalls per access = 2M = 200 cycles Stall cycles = $M \times (1 - H1) \times (1 - H2) \times \%$ clean Stall cycles = $2M \times (1-H1) \times (1-H2) \times \%$ dirty $= 100 \times 0.018 = 1.8 \text{ cycles}$ $= 200 \times 0.002 = 0.4 \text{ cycles}$ $M \times (1 - H1) \times (1 - H2) \times \% clean +$ 2M x (1-H1) x (1-H2) x % dirty Stall cycles per memory access = $(1-H1) \times H2 \times T2 +$ 0.06 1.8 0.4 = 2.26 cycles AMAT = 1 + Stall cycles per memory access = 1 + 2.26 = 3.26 cyclesStall cycles per instruction = $(1 + \text{fraction of loads/stores}) \times \text{Stall Cycles per access}$ $= 1.3 \times 2.26 = 2.938$ cycles $CPI = CPI_{execution} + Stall cycles per instruction = 1.1 + 2.938 = 4.038$

AMAT = 1 + Stall Cycles Per Memory Access

 $CPI = CPI_{execution} + (1 + fraction of loads and stores) x Stall Cycles per access$

EECC551 - Shaaban

#60 lec # 8 Fall 2010 10-14-2010



Multi-Level Cache: 3 Levels of Cache **Basic Design Rule for L₁ Cache:** K.I.S.S Assuming (e.g low degree of associatively Ideal access on a hit in L₁ **CPU** and capacity to keep it fast) Hit Rate= H_1 , 3-4 cycles access time 2-8 way set associative **Hit Access Time = 1 cycle (No Stall)** Stalls for hit access = $T_1 = 0$ Slower than L₁ L1 Cache But has more capacity and higher associativity **Local Hit Rate= H**, 10-15 cycles access time Stalls per hit access= T_2 8-16 way set associative L2 Cache Hit Access Time = $T_2 + 1$ cycles Slower the L₂ But has more capacity` and higher associativity **Local Hit Rate= H₃** 30-60 cycles access time L3 Cache Stalls per hit access= T_3 16-64 way set associative Hit Access Time = $T_3 + 1$ cycles **Main Memory** Slower the L₃ Memory access penalty, M L_1 = Level 1 Cache (stalls per main memory access) L_2 = Level 2 Cache Access Time = M + 1 L_3 = Level 3 Cache $CPI = CPI_{execution} + (1 + fraction of loads and stores) x stall cycles per access$ EECC551 - Shaaban = CPI_{evecution} + (1 + fraction of loads and stores) x (AMAT – 1)

3-Level (All Unified) Cache Performance

(Ignoring Write Policy)

#63 lec # 8 Fall 2010 10-14-2010

 $CPUtime = IC \ x \ (CPI_{execution} + Mem \ Stall \ cycles \ per \ instruction) \ x \ C$ $Mem \ Stall \ cycles \ per \ instruction \ x \ Stall \ cycles \ per \ access$


• For a system with 3 levels of cache, assuming no penalty when found in L_1 cache: $(T_1 = 0)$

Stall cycles per memory access =


[miss rate L_1] x [Hit rate L_2 x Hit time L_2

+ Miss rate L_2 x (Hit rate L3 x Hit time L_3

+ Miss rate L_3 x Memory access penalty)] =



3-Level (All Unified) Cache Performance Memory Access Tree (Ignoring Write Policy) CPU Stall Cycles Per Memory Access



Three-Level (All Unified) Cache Example

• CPU with CPI_{execution} = 1.1 running at clock rate = 500 MHz

(Ignoring Write Policy)

- 1.3 memory accesses per instruction.
- L_1 cache operates at 500 MHz (no stalls on a hit in L1) with a miss rate of 5%
- L_2 hit access time = 3 cycles (T2= 2 stall cycles per hit), local miss rate 40%
- L_3 hit access time = 6 cycles (T3= 5 stall cycles per hit), local miss rate 50%,
- Memory access penalty, M=100 cycles (stall cycles per access). Find CPI.

With No Cache, $CPI = 1.1 + 1.3 \times 100 = 131.1$

With single L_1 , CPI = 1.1 + 1.3 x .05 x 100 = 7.6

With L1, L2 $CPI = 1.1 + 1.3 \times (.05 \times .6 \times 2 + .05 \times .4 \times 100) = 3.778$

CPI = **CPI**_{execution} + **Mem Stall cycles per instruction**

Mem Stall cycles per instruction = Mem accesses per instruction x Stall cycles per access

Stall cycles per memory access $= (1-H1) \times H2 \times T2 + (1-H1) \times (1-H2) \times H3 \times T3 + (1-H1)(1-H2) \times (1-H3) \times M$

$$= .05 \times .6 \times 2 + .05 \times .4 \times .5 \times 5 + .05 \times .4 \times .5 \times 100$$

$$= .06 + .05 + 1 = 1.11$$

AMAT = 1.11 + 1 = 2.11 cycles (vs. AMAT = 3.06 with L1, L2, vs. 5 with L1 only)

 $CPI = 1.1 + 1.3 \times 1.11 = 2.54$

Speedup compared to L1 only = 7.6/2.54 = 3

Speedup compared to L1, L2 = 3.778/2.54 = 1.49

