Dashboard / My	courses / SSC/S	SCS (2022/2023 - G. S	<u>Sebestyen)</u> / 9	January - 15 January ,	Colocviu Adorian		
Started	l on Thursday, 1	Thursday, 12 January 2023, 3:10 PM					
S	tate Finished	Finished					
Completed	l on Thursday, 1	Thursday, 12 January 2023, 3:25 PM					
Time ta		15 mins 36 secs					
	•	22.00/22.00					
Gr	ade 10.00 out o	of 10.00 (100 %)					
Question 1							
Complete							
Mark 1.00 out of 1.0)						
_		nmark applications:					
□ b. Functional benchmarks							
☑ c. Kernel							
☑ d. Synthetic benchmarks							
e. Macro	-benchmarks						
C. Wacre	Deficilitation						
Question 2 Complete							
Mark 2.00 out of 2.0	0						
A disadvantag	e of the Carry S	elect Adder	is that it uses	redundant hardware to	speed up the addition process.		
The Serial Adder		is the simplest typ	pe of adder be	cause it uses a single fu	ll adder and a D-latch.		
The Carry Save Adder		is used when more	e than 2 numb	ers are to be added be	cause it reduces the carry propagation time.		
To get the fina	result of a Car	ry Save Adder	which doe	sn't propagate the carr	of each full adder, a normal type adder must be		
used to finally	add the sum to th	ne carry.					
The Ripple C	arny Adder	is implemented by	, several full a	dders in series which co	nnect their carry output to the input of the next		
		y several full at	duers in series which co	meet their carry output to the input of the next			
one.							
In order to red	uce the time requ	ired to form the carry	y signals, the	Carry Lookahead Adde	uses a separate block which calculates the		
carry output o	each full adder.						
The multiplicat	ion of binary nun	nbers with the Wallac	e Tree method	is based on combining	pairs of partial products with the help of multiple		
levels of Car	y Save Adder						

Question 3 Complete Mark 1.00 out of 1.00 Fill in the gaps so that the code below will measure the execution time of an "add" instruction: rdtsc mov time_high, edx mov time_low, eax add var, ecx rdtsc sub eax , time_low sub edx , time_high mov time_high, edx mov time_low, eax Question 4 Complete Mark 1.00 out of 1.00 Variables can be declared inside processes and only be used within the process it was declared in. Signals can only hold the last value assigned to them. Signals cannot be used to store intermediary results within a process. Signals have their values assigned only when the process execution suspends. Variables are assigned using the := assignment symbol. are assigned using the <= assignment symbol. Signals that are assigned immediately take the value of the assignment. Variables Question **5** Complete Mark 1.00 out of 1.00 The Time-Stamp Counter (TSC): a. counts CPU cycles b. counts seconds c. is a 64-bit model specific register d. is a 32-bit model specific register e. is loaded in EDX:EAX by the RDTSC instruction f. is loaded in DX:AX by the RDTSC instruction

Question 6					
Complete Mark 1.00 out of 1.00					
Mark 1.00 Out Of 1.00					
This MIPS pipeline hazard:					
1) R2 <- R5 + R3					
2) R4 <- R2 + R6					
a. is a WAW (Write After Write) hazard					
b. is a RAW (Read After Write) hazard					
c. Can be prevented by inserting a minimum of 4 NoOp instructions between (1) and (2)					
d. Can be prevented by inserting a minimum of 3 NoOp instructions between (1) and (2)					
Question 7					
Complete Mark 1.00 out of 1.00					
Mark 1.00 Out Of 1.00					
When measuring the performance with the RDTSC instruction the programmer has to be aware of which issues?					
a. Context switches					
☑ b. Out-of-order execution					
c. Time-Stamp Counter Overflow					
☑ d. Frequency changes					
e. Current time zone					
Question 8					
Complete Mark 100 page 64 00					
Mark 1.00 out of 1.00					
The following are not methods of multiplying 2 n-bit numbers:					
a. Vector Multiplier					
□ b. Higher-Radix Multiplication					
c. Wallace Tree					
d. Shift-and-Add Multiplication					
e. Booth's Technique					

Question 9 Complete					
Mark 1.00 out of 1.00					
A VHDL process:					
The process.					
. executes after the other processes complete their execution					
b. can contain concurrent statements					
c. must contain a sensitivity list or a wait statement					
d. cannot contain concurrent statements					
e. executes in parallel with other processes					
Question 10					
Complete					
Mark 1.00 out of 1.00					
Choose the correct answers:					
a. A 2-way set associative <u>cache</u> memory with the capacity of 8 KB and the set size of 8 B has a number of 512 sets per RAM.					
 □ b. A 2-way set associative <u>cache</u> memory with the capacity of 8 KB and the set size of 8 B has a number of 1024 sets per RAM. 					
c. A 2-way set associative <u>cache</u> memory with the capacity of <i>8 KB</i> and the set size of <i>8 B</i> has a number of <i>2048 sets</i> per RAM.					
☐ d. A direct-mapped <u>cache</u> memory with the capacity of <i>8 KB</i> and the set size of <i>8 B</i> has a number of <i>2048 sets</i> per RAM.					
 A direct-mapped <u>cache</u> memory with the capacity of 8 KB and the set size of 8 B has a number of 1024 sets per RAM. 					
f. A direct-mapped <u>cache</u> memory with the capacity of 8 KB and the set size of 8 B has a number of 512 sets per RAM.					
Question 11					
Complete Mark 1.00 out of 1.00					
The Instruction Fetch (IF) datapath is composed of:					
a. Data Memory					
□ b. Sign Extend					
☑ c. Instruction Memory					
□ d. Register Block					
e. Program counter (PC)					
f. Adder					

Question 12					
Complete Modulation supplies 64.00					
Mark 1.00 out of 1.00					
The following signals are get to geting (1) while the MIDC are suffer an ADD are suffice (find a fine a)					
The following signals are set to active (1) while the MIPS executes an ADD operation (\$rd <- \$rs + \$rt):					
a. RegRead					
☑ b. RegDst					
□ c. MemRead					
□ d. MemtoReg					
☑ e. RegWrite					
Question 13					
Complete					
Mark 1.00 out of 1.00					
Which of the following are performance metrics of the CPU?					
a. Performance vs. Power – performance to energy ratio					
b. Bandwidth (B/s)					
c. IPS – instructions per second (integer arithmetic operations)					
d. FLOPS – floating point operations per second					
e. Capacity vs. Power – capacity to energy ratio					
f. Clock frequency (Hz)					
g. Speed (B/s)					
h. Latency (response time)					
Question 14					
Complete					
Mark 1.00 out of 1.00					
The purpose of the opcode in an R-type (Register) instruction is:					
a. The opcode bits are 0 and can be used to expand the instruction set with additional R-type instructions.					
☐ b. Specifies the function to be executed					
c. Specifies the type of instruction to be executed					
d. Specifies the operation to be executed					

Question 15				
Complete Mark 1.00 out of 1.00				
R-type (register) instructions are the following:				
a. Or				
☑ b. Add				
C. Load				
□ d. Store				
e. Jump				
Question 16				
Complete Mark 1.00 out of 1.00				
A good benchmark should have some of the following qualities:				
Select one or more:				
a. Provides relevant performance measures				
b. Presents unbiased results				
☐ c. Uses only synthetic pieces of code				
d. Several runs of the benchmark on the same machine produce exactly the same results				
Question 17				
Complete				
Mark 2.00 out of 2.00				
Choose only the correct answers:				
a. Each step of instruction execution for the pipeline MIPS is performed in a clock cycle.				
 Each step of instruction execution for the sequential MIPS is performed in a clock cycle. 				
c. In a pipeline MIPS, a new instruction is fetched only after the previous has finished its execution				
d. In a sequential MIPS, a new instruction is fetched only after the previous has finished its execution				
e. Each step of instruction execution for the sequential MIPS is performed in multiple clock cycles.				
f. Each step of instruction execution for the pipeline MIPS is performed in multiple clock cycles.				
Question 18 Complete				
Mark 1.00 out of 1.00				
Arrange the MIDS instruction stops from the first to last executed:				

Arrange the MIPS instruction steps from the first to last executed:

Instruction fetch Instruction decode Execution Memory access Write back 12.01.2023, 15:26 Colocviu Adorian: Attempt review Question 19 Complete Mark 1.00 out of 1.00 Select the correct type of memory: Dynamic memories need periodic refresh of the stored data. Static memories keep the information as long as there is a supply voltage present. Dynamic memories keep the data for a limited time. Dynamic memories , the circuit selection is done by the RAS and CAS signals. Question 20 Complete Mark 1.00 out of 1.00 (Choose only true statements) Picoblaze: Select one or more: b. its <u>ALU</u> implements the following logical instructions: AND, OR, XOR all its instructions execute in 1 clock cycle d. is a fully embedded 8-bit RISC microcontroller → Final project

Jump to...

Colocviu - marti16_1 ►