## UE22CS251B: Microprocessor and Computer Architecture

# Paracache Simulator- 2 way set associative and cache type analysis Siri N Shetty – PES2UG22CS556


### **Semester 4 Section J**

1. Consider 4 way set associative mapping with following design: cache memory is 16bytes and main memory is 256 bytes. The offset bits is 2. calculate the hit ratio and miss ratio for the following sequence: 3,6,0,8,5,1c,14,15,2,1D,11

Replacement Policies  FIFO C LRU Random	₹ 4-WAY SET ASSOCIATIVE CACHE
Write Policies  Write Back Write Through  Write On Allocate Write Around  Cache Size (power of 2) 16  Memory Size (power of 2) 256	● Instruction Breakdown    000100
Reset Submit  Instruction  Load V (in hea)#  List of next 10 Instructions  Gen Random Submit	Index Valid Tag   Data (Hex   Dirty Bit   Dirty Bit
Information The cycle has been completed. Please submit another instructions  Next Fast Forward	

Statistics		
Hit Rate :	36%	
Miss Rate :	64%	
List of Previous Instructions :		
<ul> <li>Load 3 [Miss</li> </ul>	s]	
<ul> <li>Load 6 [Miss</li> </ul>	s]	
<ul> <li>Load 0 [Hit]</li> </ul>		
<ul> <li>Load 8 [Miss</li> </ul>	s]	
<ul> <li>Load 5 [Hit]</li> </ul>		
<ul> <li>Load 1C [Mi</li> </ul>	iss]	
<ul> <li>Load 14 [Mis</li> </ul>	ss]	
<ul> <li>Load 15 [Hit</li> </ul>	f]	
<ul> <li>Load 2 [Miss</li> </ul>	s]	
<ul> <li>Load 1D [Hit</li> </ul>	t]	
<ul> <li>Load 11 [Mis</li> </ul>	98]	


2. **Cache type analysis:** Memory size: 64, Offset:0, Cache size:8 Input=L-0,L-3,L-4,L-1,L-2,L-5,L-7,S-6,L-0,L-3,L-1,L-11,L-5,L-15,L-9,S-4,L-0,L-4,S-3,L-12




3. Consider 2 way set associative mapping with following design: cache memory is 16bytes and main memory is 256 bytes. The offset bits is 2. calculate the hit ratio and miss ratio for the following sequence: 3,6,0,8,5,1c,14,15,2,1D,11


Use LRU and FIFO as replacement policy


### FIFO Policy:





#### LRU Policy:





## **SET Associative mapping:**

Try using PARACACHE SIMULATOR for the above exercise for the following configuration.

1. Cache Size: 32 words

2. Memory Size: 131072 words[main memory].

3. Block Size: 4 words

given as word addresses.

- 1. 1, 134, 212, 1, 135, 213, 162, 161, 2, 44, 41, 221
- 2. 6, 214, 175, 214, 6, 84, 65, 174, 64, 105, 85, 215

2 way set associative mapping, FIFO policy and write back policy to calculate hit and miss ratio

