

UNIT-3 : Types of Instructions

JNTUK
CSE
2-2
R16

Syllabus :

- Arithmetic and Logic Instructions
- Branch Instructions
- Input/Output Operations
- Addressing Modes

Text Book :

1. Computer Organization, Carl Hamacher, Zvonko Vranesic, Saeed Zaky,  
5<sup>th</sup> Edition, McGrawHill.

① Arithmetic and Logic Instructions :

- (i) Arithmetic Instructions
- (ii) Logic Instructions

(i) Arithmetic Instructions:

- \* ADD
- \* SUB
- \* MUL
- \* MLA

(\*) ADD :

→ The basic Assembly Language expression for arithmetic instruction is

OPcode Rd, Rn, Rm
-------------------

- where the operation specified by the OPCode is performed using the operands in general-purpose registers Rn and Rm.
- the result is placed in Register Rd

Example : ADD R0, R2, R4 ( $\because R_0 \leftarrow [R_2] + [R_4]$ )

→ Instead of being contained in Register Rm, the Second Operand can be given in the immediate mode

Example : ADD R0, R3, #17 ( $\because R_0 \leftarrow [R_3] + 17$ )

→ The second operand can be shifted (or) rotated before being used in the Operation.

→ When a shift (or) rotation is required, the instruction is given as

ADD R<sub>0</sub>, R<sub>1</sub>, R<sub>5</sub>, LSL #4

- Here, the second operand, which is contained in register R<sub>5</sub>, is shifted left 4 bit positions, and it is then added to the contents of Register R<sub>1</sub>
- the sum is placed in Register R<sub>0</sub>

~~MUL, MULH, MULW~~

(\*) SUB:

SUB R<sub>0</sub>, R<sub>6</sub>, R<sub>5</sub> ( $\because R_0 \leftarrow [R_6] - [R_5]$ )

(\*) MUL:

→ Two versions of a Multiply instruction core provided.

- The first version multiplies the contents of two registers and places the low-order 32-bits of the product in a third register.  
The high-order bits of the product, if there are any, are discarded.

Example:

MUL R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub> ( $\because R_0 \leftarrow [R_1] \times [R_2]$ )

- The Second version specifies a fourth register whose contents are added to the product before storing the result in the destination register.

Example: MLA R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub> ( $\because R_0 \leftarrow [R_1] \times [R_2] + [R_3]$ )

- This is called Multiply-Accumulate Operation
- It is used in numerical algorithms for digital signal processing.

## (ii) LOGIC Instructions:

→ The different Logic Instructions are,

- \* AND
- \* OR
- \* XOR (exclusive OR)
- \* BIC (Bit-Clear)

→ Logic Instructions have the same format as the Arithmetic Instructions

$$\boxed{\text{AND } Rd, Rn, Rm} \quad (\because Rd \leftarrow [Rn] \wedge [Rm])$$

- which is a bitwise logical AND between the operands in Registers Rn and Rm

Example :

$$\boxed{\text{AND } R_0, R_0, R_1} \quad (\because R_0 \leftarrow [R_0] \wedge [R_1])$$

- If register R0 contains the hexadecimal pattern 02FA62CA and R1 contains the pattern 0000FFFF, then the result 000062CA being placed in register R0.

Examples :

$$(i) \text{ OR } R_0, R_1, R_2 \quad (\because R_0 \leftarrow [R_1] \vee [R_2])$$

$$(ii) \text{ XOR } R_0, R_1, R_2 \quad (\because R_0 \leftarrow [R_1] \oplus [R_2])$$

→ The BIC (Bit-Clear) instruction, is closely related to the AND instruction

→ It complements each bit in Operand Rm before ANDing them with the bits in register Rn

$$\text{BIC } R_0, R_0, R_1 \quad (\because R_0 \leftarrow [R_0] \wedge (\text{NOT}[R_1]))$$

- If R0 is 02FA62CA and R1 is 0000FFFF, then the result is 02FA0000 being placed in R0.

→ The MOVE NEGATION instruction, with the OP-code mnemonic MVN, complements the bits of the source operand and places the result in Rd

Example :

$$\text{MVN } R_0, R_3$$


- If the contents of R3 are the hexadecimal pattern OFOF0F0F, then it places the result F0F0F0F0 in register R0

## (2) Branch Instructions :

- Conditional branch instructions contain a signed, 2's complement, 24-bit offset that is added to the updated contents of the program counter (PC) to generate the branch target address


~~ARM Architecture Class Notes~~

- The format for the branch instructions is depicted as,



Instruction Format

Example:



Determination of a Branch Target Instruction

- The BEQ (Branch if Equal to 0) causes a branch if the Z flag is set to 1
- The condition to be tested to determine whether (or) not branching should take place is specified in the high-order 4-bits,  $b_{31-28}$ , of the instruction word.
- A Branch instruction is executed in the same way as any other ARM instruction, that is, it is executed only if the current state of the Condition code flags corresponds to the condition specified in the condition field of the instruction
- In Example, If the Branch instruction is at address location 1000, and the branch target address is 1100, then the offset has to be 92 because

the contents of the updated PC will be  $1000 + 8 = 1008$  when the address 1100 is computed.

### (i) Setting Condition Codes:

→ Some instructions, such as COMPARE, given by

[CMP R<sub>n</sub>, R<sub>m</sub>]

- which performs the operation,

[R<sub>n</sub>] - [R<sub>m</sub>]

- have the sole purpose of setting the condition code flags based on the result of the subtract operation.

→ On the other hand, the arithmetic and logic instructions affect the condition code flags only if explicitly specified to do so by a bit in the OP-code field.

→ This is indicated by appending the suffix S to the assembly language OP-code mnemonic

Example:

→ The instruction

ADDS R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>

sets the condition code flags, but

ADD R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>

does not.

→ The suffix S indicates that the operation is a signed add.

→ The suffix U indicates that the operation is an unsigned add.

→ The suffix D indicates that the operation is a double precision add.

→ The suffix L indicates that the operation is a long double precision add.

→ The suffix F indicates that the operation is a floating point add.

→ The suffix T indicates that the operation is a transcendental add.

→ The suffix H indicates that the operation is a half precision add.

→ The suffix B indicates that the operation is a byte precision add.

→ The suffix W indicates that the operation is a word precision add.

→ The suffix D indicates that the operation is a double word precision add.

→ The suffix Q indicates that the operation is a quad word precision add.

→ The suffix Z indicates that the operation is a zero precision add.

→ The suffix P indicates that the operation is a packed precision add.

→ The suffix M indicates that the operation is a masked precision add.

→ The suffix N indicates that the operation is a no carry precision add.

→ The suffix C indicates that the operation is a carry precision add.

### ③ I/O Operations:

- The ARM architecture uses memory-mapped I/O
- Reading a character from a keyboard (or) sending a character to a display can be done using program-controlled I/O
- Suppose that bit 3 in each of the device status registers INSTATUS (Keyboard) and OUTSTATUS (display) contains the respective control flags SIN and SOUT
- Also assume that the Keyboard DATAIN and display DATAOUT Registers are located at addresses INSTATUS + 4 and OUTSTATUS + 4 immediately following the status register locations.
- The read and write wait loops can then be implemented as,

#### Example :

- Assume that address INSTATUS has been loaded into Register R1
- The instruction sequence given as,

```

READWAIT LDR R3, [R1]
          TST R3, #8
          BEQ READWAIT
          LDRB R3, [R1, #4]
    
```

- It reads a character into register R3 when a key has been pressed on the Keyboard
- The test (TST) instruction performs the bitwise logical AND operation on its two operands and sets the Condition Code flags based on the result.
- The immediate operand 8 has a single one in the bit 3 position.
- Therefore the result of the TST operation will be zero if bit 3 of INSTATUS is zero and will be nonzero if bit 3 is one, signifying that a character is available in DATAIN.
- The BEQ instruction branches back to READWAIT if the result is zero, looping until a key is pressed, which sets bit 3 of INSTATUS to one.

- Assuming that address OUTSTATUS has been loaded into register R2.

The instruction sequence is given as,

```
WRITEWAIT LDR R4, [R2]
           TST R4, #8
           BEQ WRITEWAIT
           STRB R3, [R2, #4]
```

- It sends the character in Register R3 to the DATAOUT register when the display is ready to receive it.

## (4) Addressing Modes:

→ The 68000 processor addressing modes is depicted in a table as,

Name	Assembler Syntax	Addressing Modes
Immediate	#value	Operand = Value
Absolute Short	value	$EA = \text{Sign Extended } W\text{Value}$
Absolute Long	value	$EA = \text{Value}$
Register	R <sub>n</sub>	$EA = R_n \quad (\text{: Operand} = [R_n])$
Register Indirect	(A <sub>n</sub> )	$EA = [A_n]$
Indexed basic	WValue (A <sub>n</sub> )	$EA = W\text{Value} + [A_n]$
Indexed Full	BValue (A <sub>n</sub> , R <sub>k</sub> .S)	$EA = B\text{Value} + [A_n] + [R_k]$
Relative basic	WValue (PC) (or) Label	$EA = W\text{Value} + [PC]$
Relative Full	BValue (PC, R <sub>k</sub> .S) (or) Label (R <sub>k</sub> )	$EA = B\text{Value} + [PC] + [R_k]$
Auto increment	(A <sub>n</sub> ) +	$EA = [A_n]$ Increment A <sub>n</sub> ;
Autodecrement	- (A <sub>n</sub> )	Decrement A <sub>n</sub> $EA = [A_n]$ ;

→ The 68000 processor have several addressing modes.

### (i) Immediate Mode:

- The Operand is contained in the instruction
- Four sizes of operands can be specified, Byte, Word, Long-word, OP-code word.
- The fourth size consists of very small numbers that can be

included directly in the OP-Code word of some instructions.

### (ii) Absolute Mode : (Direct Mode)

- The absolute address of an operand is given in the instruction, following the OP code.
- There are two versions of this mode - Long and Short.
- In the long mode, a 24-bit address is specified explicitly.
- In the short mode, a 16-bit value is given in the instruction to be used as the low-order 16-bits of an address.
- The sign bit of this value is extended to provide the high-order eight bits of the address.
- Since the sign bit is either 0 (or) 1, it follows that in the short mode only two pages of the addressable space can be accessed.
- These are the 0 page and the FF8 page, each containing 32K bytes.

### (iii) Register Mode :

- The operand is in a processor register specified in the instruction.

### (iv) Register Indirect mode:

- The effective address of the operand is in an address register specified in the instruction.

### (v) Basic Index Mode:

- A 16-bit signed offset and an address register, An, are specified in the instruction
- The sum of this offset and the contents of An is the effective address of the operand.

### (vi) Full Index Mode:

- An 8-bit signed offset, an address register An, and an index register Rk (either an address (or) a data register) are given in the instruction.
- The effective address of the operand is the sum of the offset and the contents of registers An and Rk
- Either all 32-bits (or) the sign-extended low-order 16-bits of Rk are used in the derivation of the address.

(vii) Basic Relative Mode:

→ This is same as the basic index mode except that the program counter is used instead of an address register, An.

(viii) Full Relative Mode:

→ This is same as the full index mode except that the program counter is used instead of an address register, An.

(ix) Autoincrement Mode:

- The effective address of the operand is in an address register, An, specified in the instruction
- After the operand is accessed, the contents of An are incremented by 1, 2, (or) 4, depending on whether a byte, a word, (or) a long-word operand, respectively, is involved.

(x) Autodecrement Mode:

- The contents of an address register, An, Specified in the instruction are decremented by 1, 2, (or) 4, depending on whether a byte, a word, (or) a long-word operand, respectively, is involved.
- The effective address of the operand is the decremented contents of An.