Sirish Oruganti **L** +1-(408)-666-9854 The University of Texas at Austin 4600 Mueller Blvd Apt 3055, Austin, TX-78723 sirishoruganti@utexas.edu **Experience** Education **Graduate Research Assistant** Doctor of Philosophy in Electrical and Computer Engineering Circuit Research Lab, The University of Texas at Austin The University of Texas at Austin August 2021 - Present Austin, TX, USA August 2021 - Present Austin, Texas, USA Area of Research: Hardware Security | Advisor: Prof. Jaydeep P. Kulkarni GPA 3.875 Integrated Circuits and Systems Analog Design Engineering Intern Cirrus Logic Inc. Bachelor of Technology in Electronics and Communication Engineering Austin, TX, USA May - August 2022, May 2023 - Present Delhi Technological University (formerly Delhi College of Engineering) **Analog Design Engineer** May 2018 - May 2018 New Delhi, India Texas Instruments India CGPA 9.42/10 Ranked 4th/194 in ECE Dept multiple in the second of the second in the Pangalore, India Graduated Summa Cum Laude Visiting Student Researcher VLSI Design Tools and Technology Laboratory, IIT Delhi Personal Details May 2016 - June 2018 O Delhi, India Date of Birth November 17, 1996 Publications and Patents Place of Birth Visakhapatnam, AP, India Citizenship Indian S. Oruganti*, N. Gupta, S. S. T. Nibhanupudi, M. Wang and J. P. Kulkarni (2023) Prof. Jaydeep P. Kulkarni References Security Robustness of Buried Power Rail Interconnect Technology: Modeling, Prof. Diana Marculescu **Analysis and Countermeasures** In: 2023 IEEE 73rd Electronic Components and Technology Conference (ECTC) **Technical Skills** Cadence Virtuoso™ Y. Wang, S. Xie, J. Rohan, M. Wang, M. Yang, S. Oruganti*, and J. P. Kulkarni (2023) MATLAB™ A Graph Neural Network Computing-in-Memory Macro and Accelerator with Linux (Ubuntu, Debian, Red Hat) Analog-Digital Hybrid Transformation and CAM-enabled Search-reduce **Productivity Applications** Page 10: 2023 IEEE Custom Integrated Circuits Conference (CICC) LATEX, xCircuit Mentor Graphics Calibre™ S. Xie, M. Yang, S. A. Lanham, Y. Wang, M. Wang, S. Oruganti*, and J. P. Kulkarni (2023) NI LabView™and TestStand™ Snap-SAT: A One-Shot Energy-Performance-Aware All-Digital Compute-in-Memory Positions of Responsibility Solver for Large-Scale Hard Boolean Satisfiability Problems In: 2023 IEEE International Solid-State Circuits Conference (ISSCC) Chair - IEEE Graduate Student Chapter The University of Texas at Austin M. Wang*, S. Oruganti*, S. Xie, R. Kumar, S. Mathew and J. P. Kulkarni (2022) April 2023 - Present Austin, Texas, USA Fine-Grained Electromagnetic Side-Channel Analysis Resilient Secure AES Core with Stacked Voltage Domains and Spatio-temporally Randomized Circuit Blocks Founder Co-Chair - TI India Pride 🔐 In: 2022 IEEE European Solid-State Circuits Conference (ESSCIRC) **Texas Instruments** *Equally Contributing Authors manuary 2020 - May 2021 Pangalore, India M. Erdogan, B. Singareddy, S. Vining, S. Rastogi, S. Oruganti, D. Wente (2020) Head, Research and Development - IEEE DTU Low Power Embedded USB2 (eUSB2) Repeater Delhi Technological University USPTO Serial Number 20220206983 ## August 2017 - May 2018 New Delhi, India S. Oruganti, N. Pandey and R. Pandey (2018) Awards & Scholarships Electronically Tunable High Gain Current-Mode Instrumentation Amplifier Commendable Research Award AEÜ - International Journal of Electronics and Communications 2018 Delhi Technological University Prof. P. Kundu Memorial Medal S. Oruganti, Y. Gilhotra, N. Pandey and R. Pandey (2017)

OTRA Based Piece-Wise Linear VTC Generators and their application in

Advances in Electrical and Electronic Engineering, Vol. 15, No. 5, 2017

High-Frequency Sinusoid Generation

IFFF DTU

Academic Merit Scholarship Delhi Technological University 2018

2018