# Superscalar, Code optimization

TD ARCHI1
Week 5
Teacher: Pirouz Bazargan-Sabet

Jorge Mendieta

25/10/23

#### Superscalar processors

- Rely on **spatial** parallelism
- Multiple operations running on separate hardware concurrently
- Achieved by duplicating hardware resources such as execution units and register file ports
- Requires more transistors

#### Superpipelined processors

- Rely on temporal parallelism
- Overlapping multiple operations on a common hardware
- Achieved through more deeply pipelined execution units with faster clock cycles
- Requires faster transistors

# Exercise O

C code

ASM code

```
for(int i=0; i < size; i++){
   v[i] = 2*v[i];
}
// size = @fin
// v = R4</pre>
```

```
loop:

LW (19), 0(R4)

SLL (19), (19), 1

SW (19), 0(R4)

ADDIU (14), r4, 4


BNE (14), r10, loop
```


# Exercise O

C code

MIPS ASM code

```
for(int i=0; i < size; i++){</pre>
                                   loop:
  v[i] = 2*v[i];
                                         LW
}
                                                               0.5 lost cycle
                                         SLL
// size = @fin
// v = R4
                                         SW
                                         ADDIU (14), r4, 4
                                                               1 lost cycle
                                         BNE
                                                (r4), r10, loop
                                                               1 lost cycle
                                      → NOP
               Added by "us"
               the programmer
                                                               3 lost cycles
```





# Exercise O


#### C code

```
for(int i=0; i < size; i++){
   v[i] = 2*v[i];
}
// size = @fin
// v = R4</pre>
```

#### $CPI_{util} = ?$

#### MIPS ASM code

loop:



3 lost cycles

### **Exercise 0**

#### d) Unrolled loop + optimizations


#### C code


```
for(int i=0; i < size; i+=2){
   v[i] = 2*v[i];
   v[i] = 2*v[i];
}
// size = @fin
// v = R4</pre>
```


#### $CPI_{util} = ?$


#### ASM code


loop:























## **Exercise 4**

#### C code

```
for(int i=0; i < size; i+=2){
   v[i] = 2*v[i];
   v[i] = 2*v[i];
}
// size = @fin
// v = R4</pre>
```

#### ASM code

```
loop:

LBU (10, 0(r8)

ADDU (10, (10, r9)


LBU (11, 0(r10)

SB (11, 0(r8)


ADDIU (18, r8, 1)


BNE (18, r12, loop
```


# **Exercise 4**



#### **Exercise 4** a) SS2 ASM code loop: r10, 0(r8) LBU ADDU (10, (10, r9 (r11), 0 (r10) LBU SB r11, 0(r8) Dependency graph ADDIU (18,) 18, 1 ra, r12, loop **BNE** NOP








### **Exercise 4**

### d) Optimized

SS2 ASM code

loop:



# **Exercise 4**

d) Optimized

SS2 ASM code

loop:

