

Superscalar, Code optimization

TD ARCH11

Week 5

Teacher: Pirouz Bazargan-Sabet

Jorge Mendieta

25/10/23

Superscalar processors

- Rely on **spatial** parallelism
- Multiple operations running on **separate hardware** concurrently
- Achieved by **duplicating hardware resources** such as execution units and register file ports
- Requires **more** transistors

Superpipelined processors

- Rely on **temporal** parallelism
- Overlapping multiple operations on a **common hardware**
- Achieved through more **deeply pipelined execution units** with faster clock cycles
- Requires **faster** transistors

Exercise 0

c)

C code

```
for(int i=0; i < size; i++){
    v[i] = 2*v[i];
}
// size = @fin
// v = R4
```

ASM code

```
loop:
    LW    r9, 0(R4)
    SLL   r9, r9, 1
    SW    r9, 0(R4)
    ADDIU r4, r4, 4
    BNE   r4, r10, loop
```

Exercise 0

c)

C code

```
for(int i=0; i < size; i++){
    v[i] = 2*v[i];
}
// size = @fin
// v = R4
```

MIPS ASM code

```
loop:
    LW    r9, 0(R4)
    SLL   r9, r9, 1
    SW    r9, 0(R4)
    ADDIU r4, r4, 4
    BNE   r4, r10, loop
    NOP
```

0.5 lost cycle
0.5 lost cycle
1 lost cycle
1 lost cycle


Added by "us"
the programmer




3 lost cycles

Super Scalaire

SS2



Super Scalaire



Exercise 0

c)

C code

```
for(int i=0; i < size; i++){
    v[i] = 2*v[i];
}
// size = @fin
// v = R4
```

MIPS ASM code

loop:

LW	r9	0(R4)
SLL	r9	r9, 1
SW	r9	0(R4)
ADDIU	r4	r4, 4
BNE	r4	r10, loop
NOP		

0.5 lost cycle

0.5 lost cycle

1 lost cycle

1 lost cycle

3 lost cycles

$CPI_{util} = ?$

Exercise 0

d) Unrolled loop + optimizations

C code

```
for(int i=0; i < size; i+=2){
    v[i] = 2*v[i];
    v[i] = 2*v[i];
}
// size = @fin
// v = R4
```

ASM code


loop:

LW	r9	0(R4)
LW	r19	4(R4)
SLL	r9	r9, 1
SLL	r19	r19, 1
ADDIU	r4	r4, 8
SW	r9	-8(R4)
BNE	r4	r10, loop
SW	r19	-4(r4)


Pay attention to the new offsets



← replaces NOP

$CPI_{util} = ?$







Only one instruction can access the memory at a time, therefore the second pipeline needs to stall until MEM is completed ⚠





*added by the compiler





*added by the compiler

Exercise 4

C code

```
for(int i=0; i < size; i+=2){  
    v[i] = 2*v[i];  
    v[i] = 2*v[i];  
}  
// size = @fin  
// v = R4
```

ASM code

```
loop:  
    LBU    r10, 0(r8)  
    ADDU   r10, r10, r9  
    LBU    r11, 0(r10)  
    SB     r11, 0(r8)  
    ADDIU  r8, r8, 1  
    BNE    r8, r12, loop
```


Exercise 4


C code

```
for(int i=0; i < size; i+=2){  
    v[i] = 2*v[i];  
    v[i] = 2*v[i];  
}  
// size = @fin  
// v = R4
```

SS2 ASM code

```
loop:  
    LBU    r10, 0(r8)  
    ADDU   r10, r10, r9  
    LBU    r11, 0(r10)  
    SB     r11, 0(r8)  
    ADDIU  r8, r8, 1  
    BNE    r8, r12, loop  
    NOP  
    ...
```

Aligned in memory 



a)

SS2 ASM code


```
loop:
```

- LBU r10, 0(r8)
- ADDU r10, r10, r9
- LBU r11, 0(r10)
- SB r11, 0(r8)
- ADDIU r8, r8, 1
- BNE r8, r12, loop

NOP


...

Dependency graph



Full IB, hence IFC stage isn't run !

*added by the compiler




9 cycles

Exercise 4

d) Optimized

SS2 ASM code

loop:




Exercise 4

d) Optimized

SS2 ASM code

loop:



Exercise 4

d) Optimized

SS2 ASM code

loop:

