DATA SHEET:



MB1501/MB1501H/MB1501L

SERIAL INPUT PLL FREQUENCY SYNTHESIZER

SERIAL INPUT PLL FREQUENCY SYNTHESIZER WITH 1.1GHz PRESCALER

The Fujitsu MB1501/MB1501H/MB1501L, utilizing BI-CMOS technology, is a single chip serial input PLL frequency synthesizer with pulse-swallow function.

The MB1501 series contain a 1.1GHz two modulus prescaler that can select either 64/65 or 128/129 divide ratio; control signal generator; 16-bit shift register; 15-bit latch; programmable reference divider (binary 14-bit programmable reference counter); 1-bit switch counter; phase comparator with phase inverse function; charge pump; crystal oscillator; 19-bit shift register; 18-bit latch; programmable divider (binary 7-bit swallow counter and binary 11-bit programmable counter).

The MB1501 operates on a low supply voltage (3V typ) and consumes low power (45mW at 1.1GHz).

MB1501 Product Line


	V _P Voltage	V _{OOP} Voltage	Lock up time	D _O Output Width		Low-level Output Current
MB1501	8V max	8.5V max	Middle speed	Middle	Middle	Middle
MB1501H	10V max	10.0V max	High speed	Low	High	Low
MB1501L	8V max	8.5V max	Low speed	High	Low	High


- High operating frequency: f_{IN MAX}=1.1GHz (P_{IN MIN}=0.20V_{P-P})
- On-chip prescaler
- Low power supply voltage: 2.7V to 5.5V (3.0V typ)
- Low power supply consumption: 45mW (3.0V, 1.1GHz operation)
- Serial input 18-bit programmable divider consisting of:
 - Binary 7-bit swallow counter (Divide ratio: 0 to 127)
 - Binary 11-bit programmable counter (Divide ratio: 16 to 2047)
- Serial input 15-bit programmable reference divider consisting of:
 - o Binary 14-bit programmable reference counter (Divide ratio: 8 to 16383)
 - 1-bit switch counter (SW) Sets divide ratio of prescaler
- 2types of phase detector output
 - On-chip charge pump (Bipolar type)
- Output for external charge pump
- Wide operating temperature: T_A=-40°C to +85°C

ABSOLUTE MAXIMUM RATINGS (see NOTE)


Rating	Symbol	Condition	Value	Unit	
	V _{CC}		-0.5 to +7.0	V	
Power Supply Voltage	V_{PH}	MB1501H	V _{CC} to 12.0	V	
	$V_{P_i}V_{PL}$	MB1501/1501L	V _{CC} to 10.0	V	
Output Voltage	V _{OUT}		-0.5 to V_{CC} +0.5	V	
Open-drain Output	V _{OOPH}	MB1501H	-0.5 to 11.0	V	
Open-drain Output	V_{OOP}, V_{OOPL}	MB1501/1501L	-0.5 to 9.0	V	
Output Current	I _{OUT}		±10	mΑ	
Storage Temperature	T _{STG}		-55 to +125	°C	

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



PIN DESCRIPTIONS

> = = = = = = = = = = = = = = = =							
Pin No.	Pin Name	I/O	Descriptions				
1 2	OSC _{IN} OSC _{OUT}	0	Oscillator input. Oscillator output. A crystal is placed between OSC _{IN} and OSC _{OUT} .				
3	V _P	_	Power supply input for charge pump.				
4	V _{CC}	_	Power supply voltage input.				
5	D _O	0	Charge pump output. Phase characteristic can be inversed depending upon FC input.				
6	GND	_	Ground.				
7	LD	0	Phase comparator output. This pin outputs high when the phase is locked. While the phase difference of f_r and f_p exists, the output level goes low.				
8	f _{in}	I	Prescaler input. The connection with an external VCO should be an AC connection.				
9	Clock	ı	Clock input for 19-bit shift register and 16-bit shift register. Each rising edge of the clock shifts one bit of data into the shift registers.				
10	Data	I	Serial data of binary code input. The last bit of the data is a control bit. The last data bit specifies which latch is activated. When the last bit is high level and LE is high-level, data is transferred to 15-bit latch. When the last bit is low level and LE is high level, data is transferred to 18-bit latch.				
11	LE	ı	Load enable input (with internal pull up resistor). When LE is high level (or open), data stored in the shift register is transferred to latch depending on the control data.				
12	FC	0	Phase selecting input of phase comparator (with internal pull up resistor). When FC is low level, charge pump and phase detector characteristics can be inversed.				
13	f _r	0	Monitor pin of phase comparator input. It is the same as programmable reference divider output.				
14	f _P	0	Monitor pin of phase comparator input. It is the same as programmable divider output.				
15 16	ØP ØR	0	Outputs for external charge pump. Phase characteristics can be inversed depending on FC input. P pin is an N-channel open-drain output.				

FUNCTIONAL DESCRIPTIONS

SERIAL DATA INPUT

Serial data input is input using Data pin, Clock pin and LE pin, The 15-bit programmable reference divider and 18-bit programmable divider are controlled respectively.


On rising edge of the clock shifts one bit of the data into the internal shift registers.

When load enable (LE) is high level (or open), data stored in shift resisters is transferred to 15-bit latch or 18-bit latch depending upon the control bit level.

Control data "H"; Data is transferred into 15-bit latch. Control data "L"; Data is transferred into 18-bit latch.

PROGRAMMABLE REFERENCE DIVIDER

Programmable reference divider consists of 16-bit shift register, 15-bit latch and 14-bit reference counter. Serial 16-bit data format is shown below.



SW: Divide ratio of prescaler setting bit.

SW="H" : 64 SW="L" : 128


S₁ to S₁₄: Divide ratio of programmable reference counter setting bits (8 to 16383)

C: Control bit (Control bit is set to high.)

FUNCTIONAL DESCRIPTIONS


PROGRAMMABLE DIVIDER

Programmable divider consists of 19-bit shift register, 18-bit latch, 7-bit swallow counter and 11-bit programmable counter. Serial 19-bit data format is shown below.



 S_8 to $S_{18}\;$:Divide ratio of programmable counter setting bits (16 to 2047) S_1 to S_7 : Divide ratio of swallow counter setting bits (0 to 127) C: Control bit (Control bit is set to low.)

Dara is input from MSB data.



On the rising edge of the clock shifts one bit of the data into the shift registers. Parenthsis data is used for setting the divide ratio of the programmable reference divider.

PHASE CHARACTERISTICS

FC pin (pin 12) is provided to inverse the phase comparator characteristics. The characteristics of internal charge pump output (D_O), phase detector outputs (\emptyset R, \emptyset P) can be inversed depending upon FC input data. Outputs are shown below.

	FC=	FC=H (or open)			FC=L		
	Do	ØR	ØР	D _O	ØR	ØР	
f _r >f _p	Н	L	L	L	Н	Z	
f _r <f<sub>p</f<sub>	L	Н	Z	Н	L	L	
f _r =f _p	Z	L	Z	Z	L	Z	


Note: Z=(High impedance)

Depending upon VCO characteristics, FC pin should be set accordingly:

When VCO characteristics are like ①, FC should be set high or open circuit;

When VCO characteristics are like (2), FC should be set Low.

VCO CHARACTERISTICS



RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol			Unit			
raiametei	Symbol		Min	Тур	Max	Oilit	
	V _{CC}		2.7	3.0	5.5	V	
Power Supply Voltage	V _{PH}	MB1501H	V _{CC}		10.0	V	
	V _P , V _{PL}	MB1501 MB1501L	V _{CC}		8.5		
Open-drain Output	V _{OOPH}	MB1501H	V _{CC}		10.0	V	
Open-drain Output	V _{OOP} , V _{OOPL}	MB1501 MB1501L	V _{CC}		8.5	V	
Input Voltage	V _{IN}		GND		V _{CC}	V	
Operating temperature	T _A		-40		+85	°C	

ELECTRICAL CHARACTERISTICS


 $(V_{CC}=2.7 \text{ to } 5.5V, T_{A}=-40 \text{ to } +85^{\circ}C)$

Parameter	Pin Name	Symbol	Condition		Value		
Parameter	Pin Name	Symbol	TIDOI CONDITION		Тур	Max	Unit
Power Supply Current	V _{CC}	I _{CC}	*1		15		mA
Operating Frequency	f _{in}	f _{IN}	*2	10		1100	MHz
	OSC _{IN}	f _{OSC}			12	20	MHz
Input Sensitivity		P _{fin1}	V _{CC} =2.7 to 4.0V	-10	_	6	dBm
	f _{in}	P _{fin2}	V _{CC} =4.0 to 5.5V	-4	_	6	dBm
	OSC _{IN}	V _{IN}		0.5	_	_	V _{P-P}
High-level Input Voltage	Except	V _{IH}		0.7xV	co —	_	V
Low-level Input Voltage	f _{in} and OSC _{IN}	V _{IL}			_	0.3xV _{CC}	V
High-level Input Current	Data,	I _{IH}			1.0	_	μΑ
Low-level Input Current	Clock	I _{IL}			-1.0	_	μΑ
Input Current	OSC _{IN}	I _{IN}		_	±50	_	μΑ
	LE, FC	I _{LE}		_	-60	_	μΑ
High-level Output Voltage	Except	V _{OH}	V 2.0V	2.4	_	_	V
Low-level Output Voltage	D _O and OSC _{OUT}	V _{OL}	- V _{CC} =3.0V		_	0.4	V
N-channel Open-drain Cutoff Current	ØP	I _{OFF}	$V_{CC} \le V_P \le 8V$	_	_	1.1	μΑ
High-level Output Current	Except D _O and	I _{OH}		-1.0	_	_	mA
Low-level Output Current	OSC _{OUT}	I _{OL}		1.0	_	_	mA
		I _{DOHH}	MB1501H $V_{CC}=3V$ $V_{P}=12V, T_{A}=1$	25°C -2.2	-4.5	_	mA
High-level Output Current		I _{DOH}	MB1501 _{VCC} =3V	-0.5	-2.0	_	mA
		I _{DOHL}	MB1501L V _P =6V, T _A =2	25°C –0.5	-1.1	-2.2	mA
Low-level Output Current	Do	I _{DOLH}	MB1501H $V_{CC}=3V_{V_P}=12V, T_{A}=100$	25°C 2.2	6.0	-	mA
		I _{DOL}	MB1501 V _{CC} =3V	1.5	6.0	_	mA
		I _{DOLL}	MB1501L V _P =6V, T _A =2	25°C 4.5	12.0	_	mA
Leakage Current	D _O , ØP	IOZ	MB1501H $V_{CC}=3V, V_{P}=T_{A}=25^{\circ}C$			1.0	μΑ
			$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$:9V			


Note: *1 V_{CC}=3.0V, f_{IN}=1.1GHz, f_{OSC}=12MHz crystal. Inputs are grounded except f_{IN}, and outputs are open. *2 Input coupling capacitor 1000pF is connected.

TYPICAL CHARACTERISTICS CURVES


CHARGE PUMP CHARACTERISTICS




LOCK UP TIME MEASUREMENT




DO PIN OUTPUT CURRENT CURVES (TYPICAL)




DO PIN OUTPUT WAVEFORM AT LOCK CONDITION




PHASE CHARACTERISTICS (Δf vs. D_0 OUTPUT ENERGY)



INPUT SENSITIVITY




INPUT IMPEDANCE




TEST CIRCUIT


D_{O} Pin Output Current (I_{OH} , I_{OL}) Measurement




Lock up Time Measurement




Phase Characteristics Measurement



TYPICAL APPLICATION EXAMPLE



PACKAGE DIMENSIONS



PACKAGE DIMENSIONS

