



1
2
3
4
A
B
C
D
TP1
1
1
S13-503-SISTEMI
U_TH1
TH1.SchDoc
VDUT
SUPPLY1
VBAT
UART_VCC
UART_TX
UART_RX
PORT10
PORT9
PORT8_OPENDRAIN
PORT7_OPENDRAIN
PORT5_RDIV
PORT4
PORT3
PORT2
PORT0
U_TH2
TH2.SchDoc
VDUT
VBAT
I2C_VCC
I2C_CLK
I2C_SDA
FREE1
PORT9
PORT8
PORT7
PORT6
PORT5
PORT4
PORT3
PORT2
PORT1
PORT0_GPIO
U_TH3
TH3.SchDoc
JTAG_VCC
SWDIO
SWCLK
RESET
VBUS
USB_D-
USB_D+
PORT8_BNC
PORT7
PORT6
PORT5
PORT4
PORT3
PORT2
PORT1
PORT0
U_TH4
TH4.SchDoc
EXP-J15-1
EXP-J15-3
EXP-J15-5
EXP-J15-7
EXP-J15-9
EXP-J15-13
EXP-J14-2
EXP-J14-4
EXP-J14-6
EXP-J14-8
BNC-K3
PORT6
PORT3
PORT2
PORT1
PORT0
Stackup
Stackup.SchDoc
Instructions:
1. Copy TP1 for as many test points that you need.
2. Rename the reference designator to include the test point purpose, for example TP1-VDD, TP2-IN5.
3. Use multiple GND test points, TPGx.
4. BOND has population options, this template may need to be changed based on your BOND configuration.
5. Port configuration is done via, pogo_hdr_definition._json. See Prism BOND driver.
TPG1
1
1
S13-503-SISTEMI
Title
BOND Pogo Board Template SCH
Size
Letter
Number
a58
Revision
00
Date:
10-27-2026
Sheet of
File:
C:\Users\..\Top.SchDoc
Drawn By:
Martin Guthrie




Instructions
1. Nets marked with a net name are user configurable BOND ports.
2. The BOND MAX11311 allows ports to be DAC, ADC, or GPIO.
3. Header pins marked with DNC should not be used.
4. HDR1.8 has a BOND side R-divider, values are your choice.

Title: TEST Header 1		
Size: Letter	Number: a50	Revision: 01
Date: 10-27-2026	Sheet of	
File: C:\Users\..\TH1.SchDoc	Drawn By: Martin Guthrie	




Instructions
1. Nets marked with a net name are user configurable BOND ports.
2. The BOND MAX11311 allows ports to be DAC, ADC, or GPIO.
3. TH2 pin 7 is free to jumper on BOND (it has no BOND connection).

Title: TEST Header 2		
Size: Letter	Number: a50	Revision: 01
Date: 10-27-2026	Sheet of	
File: C:\Users\..\TH2.SchDoc	Drawn By: Martin Guthrie	




Instructions
1. Nets marked with a net name are user configurable BOND ports.
2. The BOND MAX11311 allows ports to be DAC, ADC, or GPIO.
3. Header pins marked with DNC should not be used.
4. HDR3.2 is a BOND population option.

Title: TEST Header 3		
Size: Letter	Number: a50	Revision: 01
Date: 10-27-2026		Sheet of
File: C:\Users\..\TH3.SchDoc		Drawn By: Martin Guthrie



Instructions
1. Nets marked with a net name are user configurable BOND ports.
2. The BOND MAX11311 allows ports to be DAC, ADC, or GPIO.
3. Header pins marked with DNC should not be used.
4. BOND has an expansion ("shield") interconnect.

Title: TEST Header 4		
Size: Letter	Number: a50	Revision: 01
Date: 10-27-2026	Sheet of	
File: C:\Users\..\TH4.SchDoc	Drawn By: Martin Guthrie	



NOTES:

1) The diagram shows the overall stackup of the BLT Board (BOND), the Pogo Board (this Schematic) and the Device Under Test (DUT).

2) The BOND (BLT) board components face away from the Pogo Board. The Headers on BOND face the Pogo Board.

Title: Stackup Illustration and Notes		
Size: Letter	Number: a58	Revision: 01
Date: 10-27-2026		Sheet of
File: C:\Users\..\Stackup.SchDoc		Drawn By: Martin Guthrie