

## ***BLOCK DAIGRAM:***

- **CycleCounter:** This module is responsible for counting cycles based on two input clocks. It has an output count which is updated based on the cycle count
- **input\_status:** This module manages the status of input clocks and an enable signal. It generates an output clock based on the enable signal and the input clock.
- **code\_div:** This module divides the clock signal based on a certain condition. It takes input clocks and an enable signal and generates an output clock.
- **top\_level:** This module acts as a top-level wrapper. It connects the input clocks and enable signal to input\_status and passes the output clock to code\_div. It also manages clock signals internally.
- **tb\_top\_level:** This is the testbench module. It instantiates the top\_level module and provides input signals (ph\_clk, mc\_clk, en) as well as captures the output (clk\_out). It also generates clock signals for testing.

The block diagram would illustrate these modules and their interconnections. Here's a textual representation:

