crde Generatoria

Tisues in the design of code generation

- to code generator
- , rarget program
- . Memory management
- a. Instruction selection
- 5 Register allocation
- 6 choice of evaluation order.

# Input to code generator:

. It consists of the intermediate representation of source program, together with information in the symbol table that is used to determine the run time addresses of the data objects denoted by the names in the intermediate representation.

Target program: - Sobject program

\*The output of the code generator is the target program.

### Object code Forms:

- 1. Absolute Machine Language. (executable code)
- 2. Relocatable Machine Language. Cobiect files
- 3. Assembly Language. (facilitates debugging)
- \* Absolute machine language can be placed in a fixed memory location and can be immediately executed.

- Relocatable machine language program allows subprograms to be compiled separately.

  Relocatable object modules can be linked together and loaded for execution by a linking loader.
- the code generation easier. We can generate symbolic instructions and use macro facilities of assembler in generating code, if memory-register load

register - memory - store

#### Memory Management:

Mapping the names in the source program to addresses of data objects is done by the front end and the code generator. The type oin a declaration determines the width i.e., the amount of storage, needed for the declared name.

#### Instruction Selection:

selecting best instructions will improve the efficiency of the program.

The three address code statements

P:=Q+R can be converted as

MOV, O, Ro.
ADD R, Ro.
Mov Ro, P.

A key problem in code generation is deciding what values to hold in what registers.

Use of registers make the computation:

faster in comparision to that of memory,

so efficient utilization of registers is

important.

The usage of registers, is subdivided into two sub problems:

Register allocation; select the set of variables that will reside in the registers at each point in the program.

Register assignment: select a specific register that a variable reside in.

## choice of evaluation order:

the order in which the computations are performed will effect the efficiency of the target code.

· Some computational orders, some will require only fewer registers to hold the intermediate results.

#### Target Marchine;

x The Target machine has the following characteristics.

1. It is byte addrescable.

2. It has 4 bytes per word.

3. It has n general purpose registers, Ro, Ri, -- Rn.

4. It has two address instruction of the form

op source, destination'
opcode data fields

Eg, MOV (move S to D)

ADD (Add S to D)

SUB (Subtract S foomb)

+ The addressing modes and their associated east are as shown below.

Mode	Form	Address	cost
Absolute	M	M	37- 1 pl
Register	R	R	0
Indexed	c(R)	( + content(R)	)
Indirect Register	* R	contents (R)	0
Indirect Indexed	* ( ( R)	contents (C+ contect)	) 1
Literal	indicates constant to	Source to be a costant	)

Instruction cost: Instruction cost is nothing but I plus cost associated with source and destination addressing modes. I.C = 1+ S.C + D.C 1+1+0 MOV b, Ro2 ADD 2, ROS - 1+1+0 = 2 1+0+1 = 2 MOV Ro, a ). Mov b, a - 1 + 1 + 1 = 3Add c, a - 1+1+1 = 3 T, C, = 6 - 1+0+0=1 3. Mox &RI, & Ro 1+0+0=1 ADD & R2, \*Ro. Machine Dependent Optimization/Peep Hole Optimization: Peephole optimization is a kind of optimization pertormed over a very small set of instructions in a segment of generated code. The set is called a "peephole" or a "window".

- · Peephole: a short sequence of target instructions that may be replaced by a shorter/faster cequence.
- . Common techniques applied in peephole optimization are:
  - · Redundant instruction elimination.
  - · Eliminating Unreachable code
  - · Flow of control optimizations
    - · Algebraic simplification
    - · Strength reduction
- . Use of machine idioms.

Redundant Instruction Elimination:-

Mov R, a Mov a, R

We can delete the second instruction because the first instruction ensures that the value of a is already in the register R. But it the second instruction has a label we cannot delete / remove it.

Eliminating Unreachable code:-

varied code is a part of the program code that is never accessed because of programming constructs.

void add-ten (inta)

return 2+10;

print+ ("/d", a); //unreachable code

Flow of control Optimizations:-, It we have jumps to jumps, then these unnecessary jumps can be removed. 11: 90to 12 goto LL LI: goto LL goto L2 goto L1 L1: goto L2 Li: goto L2 Algebraic Simplification: instructions like the · Eliminate the n = 2 + 0 following The quality of the intermediate code can be improved by taking the advantage of algebraic identities.

Name Example.

Additive identity x+0=kMultiplicative identity x+1=kMultiply with 0 x+0=0

Strength Reduction:

Expensive operation

Less expensive operation

y = x + 2

y = x + \* 2

4 = x + 32

y = 4/8

Y = 1+1

y = 2 \* x

Y= XLL5

y= x>>3

Use of machine Idioms:

- . The target instructions have equivalent machine instructions operations to perform some operations.
- . We can replace the target instructions by equivalent machine instructions in order to improve the efficiency.

Eg,  $\alpha = \alpha + 1$ Mov  $\alpha$ , RADD, #1,  $R \rightarrow INC \alpha$ MOV R,  $\alpha$ 

code Generation Algorithm:

, code generation algorithm takes a requence of three address instructions as input

and generates the target code,

. An essential part of this algorithm is a function getReg(1) which selects registers for each memory location associated with three address instruction, l,

. This algorithm uses descriptors to keep track of registers addresses for variables. .The register descriptor is used to keep track of

registers cohere variables are stored, . The address descriptor keeps track of the

locations where the current value of the variable can be found.

Function getreg():

The function getreg() when called upon to return a location where the computation specified by the three address statement x= y of z should be performed, returns a location L

as follows, 1) First it searches for a register already containing the name y, if sea such register exists and if y is not live and has no further use after execution of X:= y op z, then return the register of y for L.

1) Otherwise getreg() searches for an empty register and it an empty register is available, then it returns in for L.

a has further use in the block or ap then getreg() finds a suitable occupied register. The register is empty by storing its value in the proper memory location, 'M'.

a doord agreet witgironge, regines sall.

Generate code for the following expression. n = (a-b)+. (a-c)+(a-c) Three address code can be coritten as t1 := a - b t2:= a-c t3 := t1+t2 tu:= t3+t2 \* := tu using the code generation algorithm the target code can be generated as: Statement Generated Register Address Descriptor Descriptor All register are emity t= a-b Ro contains a. ti in Ro a, Ro MOY Ro contains ti b, Ro SUB Ri contains a ti in Ro a, Ri MOV ti in R, t2=a-c Ri contains ti C; RI SUB to in Ro Ro contains to t3:=t1+t2 ADD R1, Ro to in Ri R, contains tz ty=t3+t2 ADD RI, Ro Ro contains ty ty in Ro

a in Ro Ro contains x MOV Ra, X 2= +4 and memory

Three address code can be written as Ro, R, are registers MOV b, Ro 41:- b+ c MOU biko tx := a++1 MUL GRO

MUL E, Ro ADD a, Ro MOV a, R, 7 = +2 ADD RI, Ro

MOV ROX MOV Ro, 2

address code ti:= a+b t1:= C+d t3:= +1-e tu:= +1 - +3 x := t4

Ro, R. are registers MOV a, Ro b, Ro , Ro ->+1 ADD C, R, MOV d, R, , R, ->+2 ADD suB e, R, , R, -) +3 SUB Ro, Ro, Ro -> t4

Evaluation order / Instruction Scheduling. Generate the code for the following expression.

Three address code

tu := t3 - t2

MOV Ro, x

Ro, R. are registers ti:= a+b t2 := c+ d (1+1+0) MOV, a, Ro t3 := e = + + + (1+1+0) ADD b, R. Rott も4:= 七1 = 七3 (1+1+6) MOV C, R, (1+1+0) ADD d, R, R, -1+2 SUBJER RITH ( or ) 50 B RO, R. R. >+4 ti= c+d (1+0+1) Mov Ro, ti, 00 Rosti 0 t2 1= e-t1 (1+1+0). Mov e, Ro + Ro-)e t3 := a+b SUB RI, Ro, Rosts

(1+0+0)

(1+1+0)

Mov ti, Ri, Ridtl

SUB R., R., R, +ty

it we change the ordering sequence the above three address code t2 := c+d t3 := e-t) ti:= a+b tu:= t1-t3 C, Ro 1414021 MOV d, Ro => Ro-1+2 1+1+6 =2 ADD 141+0 e, R, MON 1+0+0=1 R, -) +3 Ro, R, SUB 1+1+0 a, Ro MOV 1+1+0=2 Ro-7 +1 b, Ro ADD 1 = 0 + 0 + 1 Ro > ty R, , Ro SUB 1+0+1=2 Ro, t4 MOV T.C=14 indexing and pointer Experiency ain Generate code for operations. ; in Memory Mi i in Register Ri MOV MI, R MOV b(R;), R MOV b(R), R a = b(i) Mi, R Indexina MOV MOV a, b(R;) MOV a, b (Ri) b[i] = a MOV MIR MOV & Ri, a MOV +R, R Y P a = MOV M;, R Mov a, \*Ri MOV a, +R

Assume three registers are available, Generate the code for the following expressions.

$$\alpha = \alpha(i) + i$$
  $\alpha(i) = \alpha(i) + b(j)$ 

Assume i, j are in memory locations.

let Ro, R, R, be the registers.

ti = a (i)

MOY M, Ro

Three address code:-

$$t_1 = a(i)$$

Mov M, Ro

 $t_1 = a(i)$ 

Mov  $a(R_0), R_1$ 
 $R_1 \rightarrow t_1$ 
 $t_2 = b(j)$ 
 $mov b(R_1), R_1$ 
 $mov b(R_2), R_2$ 
 $mov b(R_1), R_2$ 
 $mov b(R_2), R_3$ 
 $mov b(R_2), R_4$ 
 $mov b(R_2), R_5$ 
 $mov b(R_2), R_4$ 
 $mov b(R_2), R_5$ 
 $mov b(R_2), R_4$ 
 $mov b(R_2), R_5$ 
 $mov b(R_2), R_5$ 

### Interprocedural Optimization:

\* It is a kind of code optimization in which collection of optimization techniques are used to improve the performance of the program that contains many frequently used function of blocks,

Eg. Global common sub expression.