



















FT_MEMO_DQ[6] 4.10
 FT_MEMO_DQ[5] 4.10
 FT_MEMO_DQ[3_B7] 4.10
 FT_MEMO_DQ[3_B7] 4.10
 FT_MEMO_DQ[3_B7] 4.10




FT_MEMO_RST[1] 4.10
 FT_MEMO_RST[1] 4.10
 FT_MEMO_RST[1] 4.10
 FT_MEMO_RST[1] 4.10













D MSATA






OCTOPUS REFCLK 48M














- P0V8_PLL
- P0V8_USB

Title <Title>			
Size A2	Document Number <Doc>		Rev <Rev Code>
Date:	Saturday, April 19, 2025	Sheet	17 of 64











Cap Place next U5





Title			<Title>
Size	Document Number	Rev	
A3	<Doc>	<RevCode>	
Date:	Saturday, April 19, 2025	Sheet	20 of 64




Close to chip




可根据走线调整顺序



HCSL_DC_Couple(Refer to datasheet)




Close to chip




默认通道 GM50301 HCSL 差分


要修改封装





可根据走线调整顺序








HCSL_DC_Couple(Refer to datasheet)






顺序可调







Title		<Title>
Size	A3	Document Number
<Doc>		<RevC>
Date:	Saturday, April 19, 2025	Sheet 23 of 64

[illegible]

Title <Title>		
Size A2	Document Number <Doc>	Rev <Rev>
Date: Saturday, April 19, 2025	Sheet 24	of 64









网络灯需要手册，并在板卡上做验证

网络灯需要手册，并在板卡上做验证

LAN5





LAN7





Rev B: 更改为LAN区块的电

Rev B: 统一前板后板灯的指示状态，料号由030300129变为030300230

确认封装是否正确



WX1860A







Title	<Title>	Rev	
Size	Document Number	<Doc>	
A3			
Date:	Saturday, April 19, 2025	Sheet	29 of 64

DP Input


应用场景：配合飞腾X100 DP转HDMI ,VGA使用

问题点:





- 1, DP端的HDP 电平为3.3V吗?
- 2, 无时序关系吗? 目前打算设计3.3V>1.2V, 无reset?
- 3, VGA输出, 不需要5欧姆阻抗匹配吗? 参考设计是不上件, VGA 直出, 是否加电感等进行去除干扰滤波等?
- 4, 芯片是否有ESD功能? 参考设计VGA未加ESD处理?
- 5, HDMI 端 HPD 是否需要下拉电压?




VGA Out => VPX



Title			
Size	Document Number		Rev
Date:	Saturday, April 19, 2025	30	Sheet 68




From CPLD
Chipset S3 Delay 20ms
Power-Up Sequence For MMX




File	<File>
Version	Number
AI	<Doc>
Doc	Issued: April 18, 2005
Page	30 of 32


MXM 0 路DVI
NCS8621A
DP0 HDMI 两路复用切换




HDMI Out--VPX接口




MXM 1路DVIMXM
NCS8621B DP1 HDMI
两路复用切换




HDMI Out--VPX接口







MXM 4路DVI











顺序可调整













GPIO脚用法:
GPIO 2默认输入脚, 用于检测插入用。同时控制GPIO 0
和GPIO 3
GPIO 2检测为高, 控制GPIO 0输出高, GPIO 3输出低。
GPIO 2检测为低, 控制GPIO 0变低, GPIO 3变高。




Title		<Title>
Size	A3	Document Number <Doc>
Date:	Saturday, April 19, 2025	Sheet 36 of 64




順序可調








PS2





順序可調












Title			<Title>		
Size			Document Number		
A2			<Doc>		
Date			Saturday, April 19, 2025		
Sheet			38 of 64		
Rev			<Rev Code>		






















Title		<Title>	
Size	A3	Document Number	<RevCode>Rev
<Doc>			
Date:	Saturday, April 19, 2025	Sheet	41 of 64





















CPLD JTAG到前面板接口上















Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date:	Saturday, April 19, 2025	Sheet 47 of 64





POV8_S3






















Title			
<Title>			
Size	Document Number		Rev
A4	<Doc>		<RevCode>
Date:	Saturday, April 19, 2025	Sheet	57 of 64








Title			
<Title>			
Size	Document Number		Rev
A4	<Doc>		<RevCode>
Date:	Saturday, April 19, 2025	Sheet	59 of 64



客户 要求板端加匹配电阻



PCB 3D 图

Title				<Title>	
Size				Document Number	
A3				<Doc>	
Date:				Saturday, April 19, 2025	
Sheet				60 of 64	
				Rev	
				<Rev>	

