










PHYAD[4:1] pins have weak internal pulldown resistors.
PHYAD0 pin has weak internal pullup resistor.



MII MODE SELECT

管脚号	管脚名称	管脚内部默认上下拉电阻	对应寄存器Bit位 (默认值)	Power on Strapping功能
pin15	RXD3	PD	Reg0x00 Bit10 (0)	MII模式下: 上拉开启isolated模式; 下拉关闭isolated
			Ext0x618 Bit2 (0)	RMII模式下: 上拉, txc 输出 下拉, txc输入 (该寄存器只读, 使用中不可修改)
pin16	RXD2	PD	无	RXD1 RXD2 功能 1 1 强制100M 1 0 默认AN模式 0 1 默认AN模式 0 0 默认AN模式
pin17	RXD1	PD	Reg0x00 Bit12 (1)	RXDV, RXER, RXD1, RXD2, RXD0组合配置, 确定PHY地址
pin18	RXD0	PD	无	
pin19	RXDV	PD	Reg0x13 Bit5 (0)	RXDV, RXER, COL, CRS 模式 0 0 X X MII 1 1 X X MII 0 1 1 0 RMII
pin21	RXER	PD	Reg0x13 Bit5 (0)	Reg0x13 Bit5=0, MII模式 Reg0x13 Bit5=1, RMII模式
pin29	COL	PD	Reg0x12 Bit2 (0)	上拉则使能ED模式; 下拉关闭ED
pin30	CRS	PD	Ext0x618 Bit7 (0)	上拉使能Power down; 下拉关闭Power down
pin1	LED2	PU	Ext0x1E35 Bit1(1)	上拉LED管脚输出Sink模式, 低有效;
pin12	LED1	PU	Ext0x1E35 Bit0(1)	下拉LED管脚输出Sourcing模式, 高有效

PHY地址配置表					PHY地址
RXDV	RXER	RXD1	RXD2	RXD0	
0	0	0	0	0	0x00
1	1	0	0	0	
0	0	1	X	0	
1	1	1	X	0	
0	1	0	0	0	0x01
0	1	1	X	0	
0	0	0	0	1	
0	0	1	X	1	
0	1	0	0	1	0x02
0	1	1	X	1	
0	0	0	1	0	
0	1	0	1	0	
0	0	0	1	1	0x03
0	1	0	1	1	
1	1	0	0	1	
1	1	1	X	1	
1	1	0	1	0	0x10
1	1	0	1	1	



Title			
HKV-6UFT5K32-M128			
Size	Document Number		Rev
A3	P090. CPLD_Bank 0/1/2/3		V1.0
Date:	Wednesday, November 19, 2025	Sheet	89 of 118