

# Lab 3 report

#### PB2111695 蔡孟辛

## 1 实验目的与内容

- 1. 了解 FPGAOL 平台的使用方式
- 2. 学习使用 Vivado 开发项目并在 FPGAOL 上运行的流程
- 3. 学习基础的信号处理技术
- 4. 了解常见的 Vivado 警告信息

## 2逻辑设计

#### 2.1 开关与 LED

### 2.2 计数器 Pro Plus

```
reg [31:0] counter;
always @(posedge clk) begin
    if (rst) begin
        counter <= 0;
        led=8'b1111_1111;
    end
    else begin
        if (counter >= MAX_VALUE) begin
             counter <= 0;
             led<=~led;</pre>
        end
        else
             counter <= counter + 32'd1;</pre>
    end
end
endmodule
```

### 2.3 七段数码管

#### Top.v

```
module Top(
   input
                           clk,
   input
                           btn,
   output [2:0]
                          seg_an,
   output [3:0]
                           seg_data
);
Segment segment(
    .clk(clk),
    .rst(btn),
   .output_data(32'h22111695), // <- 改为你学号中的 8 位数字
    .seg_data(seg_data),
   .seg_an(seg_an)
);
endmodule
```

#### Segment.v

```
module Segment(
    input
                                 clk,
    input
                                 rst,
    input
                [31:0]
                                 output_data,
    output reg [ 3:0]
                                 seg_data,
    output reg [ 2:0]
                               seg_an
);
//计数器
reg [31:0] counter;
parameter MAX_VALUE = 32'd250_000;
always @(posedge clk) begin
    if (rst)
        counter <= 0;
    else begin
        if (counter >= MAX_VALUE)
            counter <= 0;
        else
            counter <= counter + 32'b1;</pre>
    end
end
//Update seg_id
reg [2:0] seg_id;
initial
    seg_id<=3'b000;
always @(posedge clk) begin
    if(counter==0) begin
        if(seg_id==3'b111)
            seg_id<=3'b000;
        else
            seg_id<=seg_id+1;</pre>
    end
```

```
else
         seg id<=seg id;
end
// Update seg_data according to seg_id. Hint: Use "case".
wire [31:0] output_data;
always @(*) begin
    seg_data = 0;
    seg_an = seg_id; // <- Same for all cases</pre>
    case(seg_an)
         3'b000: seg_data<=output_data[3:0];</pre>
         3'b001: seg_data<=output_data[7:4];</pre>
         3'b010: seg_data<=output_data[11:8];</pre>
         3'b011: seg_data<=output_data[15:12];</pre>
         3'b100: seg_data<=output_data[19:16];</pre>
         3'b101: seg_data<=output_data[23:20];</pre>
         3'b110: seg_data<=output_data[27:24];</pre>
         3'b111: seg_data<=output_data[31:28];</pre>
    endcase
end
endmodule
```

### 2.4 带有掩码的数码管(选做第三题)

#### Top.v

```
Segment segment(
    .clk(clk),
    .rst(btn),

    .output_data(32'h22111695),
    .output_valid(sw),
    .seg_data(seg_data),
    .seg_an(seg_an)
);
endmodule
```

#### Segment.v


```
module Segment(
    input
                                 clk,
    input
                                 rst,
    input
                                 output_data,
                [31:0]
                                 output_valid,
    input
                [ 7:0]
    output reg [ 3:0]
                                 seg_data,
    output reg [ 2:0]
                                 seg_an
);
//计数器
reg [31:0] counter;
parameter MAX_VALUE = 32'd250_000;
always @(posedge clk) begin
    if (rst)
        counter <= 0;
    else begin
        if (counter >= MAX_VALUE)
            counter <= 0;
        else
            counter <= counter + 32'b1;</pre>
    end
end
```

```
//Update seg_id
reg [2:0] seg_id;
initial
    seg_id<=3'b000;
always @(posedge clk) begin
    if(counter==0) begin
        if(seg_id==3'b111)
             seg_id<=3'b000;
        else
             seg_id<=seg_id+1;</pre>
    end
    else
        seg_id<=seg_id;</pre>
end
// Update seg_data according to seg_id. Hint: Use "case".
wire [31:0] output_data;
always @(*) begin
    seg_an = 0; // <- Same for all cases</pre>
    seg_data = output_data[3:0];
    case(seg_id)
        3'b000: seg_data<=output_data[3:0];</pre>
        3'b001: begin
             if(output_valid[1]) begin
                 seg_data<=output_data[7:4];</pre>
                 seg_an<=3'b001;
             end
        end
        3'b010: begin
             if(output_valid[2]) begin
                 seg_data<=output_data[11:8];</pre>
                 seg_an<=3'b010;
             end
        end
        3'b011: begin
             if(output_valid[3]) begin
                 seg_data<=output_data[15:12];</pre>
                 seg_an<=3'b011;
```


```
end
         end
         3'b100: begin
             if(output_valid[4]) begin
                  seg_data<=output_data[19:16];</pre>
                  seg_an<=3'b100;
             end
         end
         3'b101: begin
             if(output_valid[5]) begin
                  seg_data<=output_data[23:20];</pre>
                  seg_an<=3'b101;</pre>
             end
         end
         3'b110: begin
             if(output_valid[6]) begin
                  seg_data<=output_data[27:24];</pre>
                  seg_an<=3'b110;</pre>
             end
         end
         3'b111: begin
             if(output_valid[7]) begin
                  seg_data<=output_data[31:28];</pre>
                  seg_an<=3'b111;</pre>
             end
         end
    endcase
end
endmodule
```

## 3 测试结果与分析


### 3.1 开关与 LED




### 3.2 计数器 Pro Plus




#### 3.3 七段数码管



## 3.4 (选做)带有掩码的数码管





# 总结

学到很多, 感谢老师和助教们