```
// divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ... [23] = 3Hz, [24] = 1.5Hz,
    // [25] = \overline{0.75}Hz
3
    module clock_divider (clock, reset, divided_clocks);
4
         input logic reset, clock;
5
         output logic [31:0] divided_clocks = 0;
6
7
         always_ff @(posedge clock) begin
8
            divided clocks <= divided clocks + 1;
9
         end
    endmodule
10
11
```