```
1
     module DE1 SoC 2 (CLOCK 50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW);
 2
         input logic CLOCK 50; // 50MHz clock.
 3
         output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
 4
         output logic [9:0] LEDR;
         input logic [3:0] KEY; // True when not pressed, False when pressed
 5
 6
         input logic [9:0] SW;
 7
8
         // Generate clk off of CLOCK 50, whichClock picks rate.
9
10
         logic reset;
11
         logic [31:0] div clk;
12
13
     // assign reset = SW[9];
14
     // parameter whichClock = 0; // 25MHz clock
15
         clock divider cdiv (.clock(CLOCK 50),
16
                                      .reset (reset),
17
                                      .divided clocks(div clk));
18
19
         // Clock selection; allows for easy switching between simulation and board
20
         // clocks
21
         logic key0, key3, input0, input3;
22
23
         assign HEX1 = 7'b11111111;
24
25
         assign HEX2 = 7'b11111111;
26
         assign HEX3 = 7'b11111111;
27
         assign HEX4 = 7'b11111111;
28
         assign HEX5 = 7'b1111111;
29
30
         DFlipFlop Flip0 (.clk(CLOCK 50), .reset(SW[9]), .key(~KEY[0]), .out(input0));
31
         DFlipFlop Flip3 (.clk(CLOCK 50), .reset(SW[9]), .key(~KEY[3]), .out(input3));
32
33
         UserInput switch0 (.clk(CLOCK 50), .reset(SW[9]), .key(input0), .out(key0));
34
         UserInput switch3 (.clk(CLOCK 50), .reset(SW[9]), .key(input3), .out(key3));
35
36
         normalLight L1 (.clk(CLOCK 50), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[2]), .NR(
         1'b0), .lightOn(LEDR[1]));
37
         normalLight L2 (.clk(CLOCK 50), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[3]), .NR(
         LEDR[1]), .lightOn(LEDR[2]));
38
         normalLight L3 (.clk(CLOCK 50), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[4]), .NR(
         LEDR[2]), .lightOn(LEDR[3]));
39
         normalLight L4 (.clk(CLOCK 50), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[5]), .NR(
         LEDR[3]), .lightOn(LEDR[4]));
         centerLight L5 (.clk(CLOCK 50), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[6]), .NR(
40
         LEDR[4]), .lightOn(LEDR[5]));
41
         normalLight L6 (.clk(CLOCK 50), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[7]), .NR(
         LEDR[5]), .lightOn(LEDR[6]));
42
         normalLight L7 (.clk(CLOCK 50), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[8]), .NR(
         LEDR[6]), .lightOn(LEDR[7]));
43
         normalLight L8 (.clk(CLOCK_50), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[9]), .NR(
         LEDR[7]), .lightOn(LEDR[8]));
         normalLight L9 (.clk(CLOCK 50), .reset(SW[9]), .L(key3), .R(key0), .NL(1'b0), .NR(
44
         LEDR[8]), .lightOn(LEDR[9]));
45
         winner displayWinner(.clk(CLOCK 50), .reset(SW[9]), .LED9(LEDR[9]), .LED1(LEDR[1]), .
46
         L(key3), .R(key0), .user(HEX0));
47
48
49
     endmodule
50
51
     module DE1_SoC_2_testbench();
52
         logic CLOCK 50;
53
         logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
54
         logic [9:0] LEDR;
55
         logic [3:0] KEY;
56
         logic [9:0] SW;
57
         DE1 SoC 2 dut (.CLOCK 50, .HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW
58
         );
```

```
59
 60
           parameter CLOCK PERIOD = 100;
 61
           initial begin
 62
                CLOCK 50 \leftarrow 0;
 63
                forever #(CLOCK PERIOD / 2)
 64
                CLOCK 50 <= ~CLOCK 50;
 65
           end
 66
 67
           initial begin
 68
                SW[9] \leftarrow 1; @(posedge CLOCK 50);
                SW[9] \le 2; @(posedge CLOCK 50);
 69
                KEY[0] \le 0; KEY[3] \le 0;
 70
                                                      repeat(2) @(posedge CLOCK 50);
                                                           repeat(2) @ (posedge CLOCK 50);
 71
                KEY[0] \leftarrow 1;
 72
                KEY[0] \leftarrow 0;
                                                           repeat(2) @ (posedge CLOCK 50);
 73
                                                           repeat(2) @(posedge CLOCK 50);
                KEY[0] \leftarrow 1;
 74
                KEY[0] \leftarrow 0;
                                                           repeat(2) @(posedge CLOCK 50);
 75
                                                           repeat(2) @(posedge CLOCK_50);
                KEY[0] \leftarrow 1;
 76
                KEY[0] \leftarrow 0;
                                                           repeat(2) @(posedge CLOCK 50);
 77
                KEY[0] \leftarrow 1;
                                                           repeat(2) @(posedge CLOCK 50);
 78
                KEY[0] \leftarrow 0;
                                                           repeat(2) @(posedge CLOCK 50);
 79
                KEY[0] \leftarrow 1;
                                                           repeat(2) @(posedge CLOCK 50);
 80
                KEY[0] \leftarrow 0;
                                                           repeat(2) @(posedge CLOCK 50);
 81
                KEY[0] \leftarrow 1;
                                                           repeat(2) @(posedge CLOCK 50);
 82
                KEY[0] \leftarrow 0;
                                                           repeat(2) @(posedge CLOCK 50);
                                                           repeat(2) @(posedge CLOCK 50);
 83
                KEY[0] \leftarrow 1;
                                                           repeat(2) @(posedge CLOCK 50);
 84
                KEY[0] \leftarrow 0;
                                                           repeat(2) @(posedge CLOCK 50);
 85
                KEY[0] \leftarrow 1;
 86
                KEY[0] \le 0; KEY[3] \le 1;
                                                     repeat(2) @(posedge CLOCK 50);
 87
                KEY[3] \leftarrow 1;
                                                           repeat(2) @(posedge CLOCK 50);
 88
                KEY[3] \leftarrow 0;
                                                           repeat(2) @(posedge CLOCK 50);
 89
                KEY[3] \leftarrow 1;
                                                           repeat(2) @(posedge CLOCK 50);
 90
                KEY[3] \leftarrow 0;
                                                           repeat(2) @(posedge CLOCK 50);
 91
                KEY[3] \leftarrow 1;
                                                           repeat(2) @(posedge CLOCK 50);
                                                           repeat(2) @(posedge CLOCK 50);
 92
                KEY[3] \leftarrow 0;
               KEY[3] \leftarrow 1;
 93
                                                           repeat(2) @(posedge CLOCK 50);
                                                           repeat(2) @(posedge CLOCK 50);
 94
                KEY[3] \leftarrow 0;
 95
                                                           repeat(2) @(posedge CLOCK 50);
                KEY[3] \leftarrow 1;
 96
                KEY[3] \leftarrow 0;
                                                           repeat(2) @ (posedge CLOCK 50);
 97
                KEY[3] \leftarrow 1;
                                                           repeat(2) @(posedge CLOCK_50);
 98
                KEY[3] \leftarrow 0;
                                                           repeat(2) @(posedge CLOCK 50);
                                                           repeat(2) @ (posedge CLOCK 50);
 99
                KEY[3] \leftarrow 1;
100
                KEY[3] \leftarrow 0;
                                                           repeat(2) @(posedge CLOCK 50);
101
                KEY[3] \leftarrow 1;
                                                           repeat(2) @(posedge CLOCK 50);
102
                                                           repeat(2) @(posedge CLOCK 50);
                KEY[3] \leftarrow 0;
103
104
                $stop;
105
           end
106
       endmodule
```