

Doc.No.: FRD240C48003-B

REV: A PAGE: 1/20

SPEC TITLE
DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28

PRODUCT SPECIFICATION TFT-LCD MODULE

Model No: FRD240C48003-B

For Cus	stomer's Acceptance
Approved by	Comment

	Signature	Date
Prepared by		
Checked by		
Approved by		



Doc.No.: FRD240C48003-B

REV: A PAGE: 2/20

SPEC TITLE
DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28

Contents

No.	ITEM
1	Document Revision History
2	General Description
3	Outline Dimension
4	Interface Specification
5	Absolute Maximum Ratings
6	Electrical Specifications
7	Timing Characteristics
8	Power Supply Configuration
9	Optical Specification
10	Reliability Test Items
11	Precautions



Doc.No.: FRD240C48003-B

REV: A PAGE: 3/20

SPEC TITLEDOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28

1. Document Revision History:

DOCUMENT REVISION	DATE	DESCRIPTION	PREPARED BY
A	2019-02-28	First Release.	



REV: A

Doc.No.: FRD240C48003-B

PAGE: 4/20

SPEC TITLEDOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28

2. General Description

No	Item	Specification	Remark
1	Screen Size	2.4 inch	
2	Display Mode	Normally White	
3	Resolution	240 × RGB × 320	
4	Active Area	36.72*48.96	mm
5	Outline Dimension	42.72*60.26*3.55	mm
6	Viewing Direction	6 O'CLOCK	
7	Driver IC	ILI9341V	
8	Interface	SPI/MCU/SPI_RGB	
9	Back Light	White Led*4	
11	Touch Panel	RTP	



REV: A


Doc.No.: FRD240C48003-B

PAGE: 5/20

SPEC TITLE
DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28

3. Outline Dimension





REV: A

Doc.No.: FRD240C48003-B

PAGE: 6/20

SPEC TITLE

DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28

4. Interface Specification

Pin No	Symbol	Description	Note
1	YD	touch panel. DOWN	
2	XL	touch panel. Left	
3	YU	touch panel. UP	
4	XR	touch panel. RIGHT	
5	GND	Ground.	
6	VCI	Power Supply For LCD.	
7-8	IOVCC	Power Supply For I/O.	
9	BC_CTRL	Output pin for enabling LED driving. If not used, open this pad.	
10	CABC	Output pin for PWM (Pulse Width Modulation) signal of LED driving. If not used, open this pad.	
11	TE	Frame head pulse for tearing effect.	
12-17	DB17-DB12(R5-R0)	Red data (R0-LSB;R5-MSB)	
18-23	DB11-DB6(G5-G0)	Green data (G0-LSB; G5-MSB)	
24-29	DB5-DB0(B5-B0)	Blue data (B0-LSB;B5-MSB)	
30	SDA	When IM[3]: Low, Serial in/out signal. When IM[3]: High, Serial input signal.	
31	PCLK	Dot clock signal for RGB interface operation.	
32	DE	Data enable signal for RGB interface operation.	
33	HS	Line synchronous signal for RGB interface operation.	
34	VS	Frame synchronous signal for RGB interface operation.	
35	RD	Read strobe signal.	
36	WR	MCU:Write strobe signal. 4SPI/4SPI_RGB:Data / Command Selection pin.	
37	RS	MCU:Data / Command Selection pin. SPI/SPI_RGB:Serial clock signal.	
38	CS	Chip selection signal pin.	
39	RESET	Reset Signal input pin.	
40-43	IM0-IM3	Select the MCU interface mode.	Note2
44	A	Power Supply For LED Backlight Anode Input.	
45-48	K	Power Supply For LED Backlight Cathode Input.	



Doc.No.: FRD240C48003-B

REV: A

PAGE: 7/20

SPEC TITLE

DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28

Note1: The reset voltage is consistent with the IOVCC.

Note2:Select the MCU interface mode.

	IM2				DB Pin in u	ıse
IM3	IIVI2	IM1	IMO	MCU-Interface Mode	Register/Content	GRAM
0	0	О	О	80 MCU 8-bit bus interface I	D[7:0]	D[7:0]
0	0	0	11	80 MCU 16-bit bus interface I	D[7:0]	D[15:0]
0	0	1	0	80 MCU 9-bit bus interface I	D[7:0]	D[8:0]
0	0	III	114	80 MCU 18-bit bus interface I	D[7:0]	D[17:0]
0	11	О	114	3-wire 9-bit data serial interface I	SDA: In/OUT	
0	1	1	0	4-wire 8-bit data serial interface I	SDA: In/OUT	
1	0	О	О	80 MCU 16-bit bus interface II	D[8:1]	D[17:10], D[8:1]
1	0	О	1	80 MCU 8-bit bus interface II	D[17:10] D[17:	
1	0	1	0	80 MCU 18-bit bus interface II	D[8:1] D[17:	
1	0	1	1	80 MCU 9-bit bus interface II	D[17:10]	D[17:9]
1	1	О	1	3-wire 9-bit data serial interface II	SDI: In SDO: Ou	ıt
1	1	1	О	4-wire 8-bit data serial interface II	SDI: In SDO: Ou	

5.Absolute Maximum Ratings

Electrical Maximum Ratings – for IC Only

Parameter	Symbol	Min.	Max.	Unit	Note
Power supply voltage (VCI)	VCI	-0.3	+4.6	V	1
Power supply voltage (IOVCC)	IOVCC	-0.3	+4.6	V	1

Note:

- 1.VCI,IOVCC, GND must be maintained.
- 2. The modules may be destroyed if they are used beyond the absolute maximum ratings.

6. Electrical Specifications

At Ta = 25 $^{\circ}$ C, VCI= 2.5V to 3.3V, IOVCC = 1.65V to 3.3V, GND=0V.

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage (analog)	VCI-GND		2.5	2.8	3.3	V
Supply voltage (Logic)	IOVCC-GND		1.65	2.8	3.3	V
Supply voltage of white LED backlight	VLED	Forward current =80mA Number of LED =4	2.7	3	3.3	V



REV : A

Doc.No.: FRD240C48003-B

PAGE: 8/20


SPEC TITLE

DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28


7. Timing Characteristics

Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I system)



Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
DCX	taht	Address hold time (Write/Read)	0		ns	
	tchw	CSX "H" pulse width	0		ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45		ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	- 2	ns	
	twc	Write cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	2	ns	
	trcfm	Read Cycle (FM)	450	=	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	127	ns	
	trdlfm	Read Control L duration (FM)	355	2	ns	
	trc	Read cycle (ID)	160		ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	
77.51	trdl	Read Control pulse L duration	45	- 12	ns	
2547.01	tdst	Write data setup time	10	-	ns	
D[17:0], D[15:0], D[8:0], D[7:0]	tdht	Write data hold time	10		ns	For maximum CI = 20nF
	trat	Read access time	128	40	ns	For maximum CL=30pF For minimum CL=8pF
	tratfm	Read access time	780	340	ns	Poi minimum CL-8pr
J[1.0]	trod	Read output disable time	20	80	ns	

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V





Doc.No.: FRD240C48003-B


REV : A PAGE : 9/20

SPEC TITLE

DOCUMENT CONTROL SPECIFICATION


EFFECTIVE DATE: 2019-02-28

CSX timings:




Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Write to read or read to write timings:



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.





REV: A

Doc.No.: FRD240C48003-B

PAGE: 10/20

SPEC TITLE

DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28

Signal	Symbo	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
DCX	taht	Address hold time (Write/Read)	0	- 0	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45	2	ns	
C-000400	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	- 2	ns	
	twc	Write cycle	66	=	ns	
WRX	twrh	Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	2	ns	
	trcfm	Read Cycle (FM)	450	=	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	=	ns	
	trdlfm	Read Control L duration (FM)	355	2	ns	
	trc	Read cycle (ID)	160	=	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	=	ns	
	trdl	Read Control pulse L duration	45	2	ns	
D[17:0], D[17:10]&D[8:1], D[17:10],	tdst	Write data setup time	10	-	ns	
	tdht	Write data hold time	10	=	ns	
	trat	Read access time	123	40	ns	For maximum CL=30pF
	tratfm	Read access time	(=0)	340	ns	For minimum CL=8pF
D[17:9]	trod	Read output disable time	20	80	ns	1

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V.





Doc.No.: FRD240C48003-B


REV : A PAGE : 11/20

SPEC TITLE

DOCUMENT CONTROL SPECIFICATION


EFFECTIVE DATE: 2019-02-28

CSX timings:




Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Write to read or read to write timings:



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Display Serial Interface Timing Characteristics (3-line SPI system)





REV : A

Doc.No.: FRD240C48003-B

PAGE: 12/20


SPEC TITLE

DOCUMENT CONTROL SPECIFICATION


EFFECTIVE DATE : 2019-02-28

Signal	Symbol	Parameter	min	max	Unit	Description
	tscycw	Serial Clock Cycle (Write)	100	0.42	ns	
	tshw	SCL "H" Pulse Width (Write)	40	1.5	ns	
CCI	tslw	SCL "L" Pulse Width (Write)	40	020	ns	
SCL	tscycr	Serial Clock Cycle (Read)	150	10-4	ns	
	tshr	SCL "H" Pulse Width (Read)	60		ns	
	tslr	SCL "L" Pulse Width (Read)	60	- co <u>u</u> n []	ns	
SDA / SDI	tsds	Data setup time (Write)	30	25-2	ns	
(Input)	tsdh	Data hold time (Write)	30	1073	ns	
SDA / SDO	tacc	Access time (Read)	10	020	ns	
(Output)	toh	Output disable time (Read)	10	50	ns	
2.0	tscc	SCL-CSX	20	100	ns	-
CCV	tchw	CSX "H" Pulse Width	40	144	ns	-
CSX	tcss	CSX-SCL Time	60	10-0	ns	_
	tcsh	CSX-SCL Time	65	1417	ns	

Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V




Display Serial Interface Timing Characteristics (4-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
CSX	tcss	Chip select time (Write)	40	070	ns	
	tcsh	Chip select hold time (Read)	40	122	ns	
SCL	twc	Serial clock cycle (Write)	100	9-6	ns	
	twrh	SCL "H" pulse width (Write)	40	878	ns	
	twrl	SCL "L" pulse width (Write)	40	120	ns	
	trc	Serial clock cycle (Read)	150	1-1	ns	
	trdh	SCL "H" pulse width (Read)	60	÷ = %	ns	
	trdl	SCL "L" pulse width (Read)	60	6 4 8)	ns	
D/CX	tas	D/CX setup time	10	-		
	tah	D/CX hold time (Write / Read)	10	€ -1 0		
SDA / SDI (Input)	tds	Data setup time (Write)	30	(427	ns	
	tdh	Data hold time (Write)	30	7-0	ns	
SDA / SDO (Output)	tacc	Access time (Read)	10	J=0	ns	For maximum CL=30pF
	tod	Output disable time (Read)	10	50	ns	For minimum CL=8pF

Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V





REV: A

Doc.No.: FRD240C48003-B


PAGE: 13/20

SPEC TITLE

DOCUMENT CONTROL SPECIFICATION


EFFECTIVE DATE: 2019-02-28

Parallel 18/16/6-bit RGB Interface Timing Characteristics



Signal	Symbol	Parameter	min	max	Unit	Description
VSYNC /	tsyncs	VSYNC/HSYNC setup time	15		ns	1
HSYNC	tsynch	VSYNC/HSYNC hold time	15	920	ns	S.
DE	t _{ENS}	DE setup time	15	10-3	ns	
DE	t _{ENH}	DE hold time	15	19-3	ns	
D[17:0]	tpos	Data setup time	15	1920	ns	18/16-bit bus RGB
D[17.0]	t _{PDH}	Data hold time	15	38 4 3	ns	interface mode
	PWDH	DOTCLK high-level period	15	870	ns	
DOTCLK	PWDL	DOTCLK low-level period	15	12	ns	
DOTCLK	tcycp	DOTCLK cycle time	100	2-2	ns	
	trgbr, trgbf	DOTCLK,HSYNC,VSYNC rise/fall time	15	15	ns	
VSYNC /	tsyncs	VSYNC/HSYNC setup time	15		ns	
HSYNC	tsynch	VSYNC/HSYNC hold time	15	(2)	ns	
DE	tens	DE setup time	15	-	ns	
DE	t _{ENH}	DE hold time	15	10-11	ns	
D[47:0]	t _{POS}	Data setup time	15	12	ns	6-bit bus RGB
D[17:0]	t _{PDH}	Data hold time	15	-	ns	interface mode
	PWDH	DOTCLK high-level pulse period	15		ns	
DOTCLK	PWDL	DOTCLK low-level pulse period	15	123	ns	
DOTCLK	tcycp	DOTCLK cycle time	50	-	ns	
	t _{rgbr} , t _{rgbf}	DOTCLK,HSYNC,VSYNC rise/fall time	- 5	15	ns	

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V





REV: A

Doc.No.: FRD240C48003-B

PAGE: 14/20

SPEC TITLE


DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28

8. Power Supply Configuration

Case 1 – RESX line is held High or Unstable by Host at Power ON

If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VCI and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.




trPWRESX1 is applied to RESX falling in the Sleep Out Mode trPWRESX2 is applied to RESX falling in the Sleep In Mode

Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.

Case 2 – RESX line is held Low by Host at Power ON

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10µsec after both VCI and VDDI have been applied.



trPWRESX1 is applied to RESX falling in the Sleep Out Mode trPWRESX2 is applied to RESX falling in the Sleep In Mode

Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.



REV : A

Doc.No.: FRD240C48003-B

PAGE: 15/20

DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28

9. Optical Specification

Item	Symbol	Condition	Min	Typ	Max	Unit	Note
项目 Response time 响应时间	符号 Tr+Tf	条件	最小值	典型值 20	最大值 30	单位 ms	备注 1
Contrast ratio 对比度	Cr	Θ=00	400	500	-	-	2
Color gamut 饱和度	S(%)	Ø=0° Ta=25°C	-	60	-	%	-
Luminance uniformity 均匀度	8WHITE		80	-	-	%	3
	Өх+	CR≥10	-	45	-	deg	4
Viewing angle range	Өх-	Ta=25°C	-	45	-	deg	4
视角范围	Өу+		-	45	-	deg	4
	Өу-		-	35	-	deg	4
LCM Luminance LCM 亮度	Lv	Θ=0°	-	TBD	-	Cd/m ²	5
CIE (X,Y) Chromaticity	White(X)	Ø=0° Ta=25°C	-	TBD	-	-	
色度坐标	White(Y)	1 20 0	-	TBD	-	-	6

Note1. Response time is the time required for the display to transition from White to black (Rise Time, Tr) and from black to white (Decay Time, Tf). For additional information see FIG1...

Note2.contrast Ratio(CR) is defined mathematically by the following formula ,For more information see FIG2.

Contrast Ratio(CR)=Average Surface Luminance with all white pixels/ Average Surface Luminance with all black pixels

Note3. The uniformity in surface luminance(WHITE) is determined by measuring luminance at eath test position, and then dividing the maximum luminance of all white pixels by minimum luminance of all white pixels, For more information see FIG2.

WHITE=Minimum Surface Luminance with all white pixels(P1,P2,.....)/Maximum Surface Luminance with all white pixels(P1,P2,.....)

Note4. Viewing angle is the angel at which contrast ratio is greater than a specific value. For TET module, the specific value of contrast ratio is 10. For monochrome and color stn module, the specific



Doc.No.: FRD240C48003-B

REV : A PAGE : 16/20

SPEC TITLE

DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28

value of contrast ratio is 2. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3 Note5. Surface luminance is the LCD surface luminance with all white pixels, For more information see FIG2.

LV=Average Surface Luminance with all white pixels(P1,P2,......)

Note6.CIE(X,Y)chromaticity is the Center point value. For more information see FIG2.

Note7.For Viewing angle and response time testing, the testing date is base on Autronic-Melchers's ConScope.Series instruments.For contrast ratio, Surface Luminance, Luminance uniformity and CIE, the testing date is base on CS-2000 photo detector.

Note8.For TN type TFT transmissive module, Gray scale reverse occurs in the direction of panel viewing angle

FIG1. The definition of Response time 响应时间定义




FIG2. Measuring method for Contrast ratio, surface luminance, Luminance uniformity, CIE(X,Y) chromaticity.




Doc.No.: FRD240C48003-B

REV : A PAGE : 17/20


SPEC TITLE

DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28



The definition of viewing angle 视角定义





Doc.No.: FRD240C48003-B

REV : A PAGE : 18/20

SPEC TITLE

DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28

10. Reliability Test Items

Item	Test Condition	Criterion		
High Temperature Storage	70 °C, 48 hrs			
Low Temperature Storage	-20 ℃, 48 hrs	Note1,Note2		
High Temp. & High Humidity Storage	40 °C, 80% RH, 48hrs			
Thermal Shock (Static)	-20°C, 30 min /70°C, 30 min, 20 cycles			
High Temperature Operation	60 °C , 48 hrs			
Low temperature Operation	-10 °C, 48 hrs			

Note1:Evaluation should be tested after storage at room temperature for two hours.

Note2:

Pass: Normal display image no line defect.

Fail: No display image, or line defects.

Partial transformation of the module parts should be ignored.

11.Precautions

Please pay attentions to the followings as using the LCD module.

Handling

- (a) Do not apply strong mechanical stress like drop, shock or any force to LCD module. It may cause improper operation, even damage.
- (b) Because the polarizer is very fragile and easy to be damaged, do not hit, press or rub the display surface with hard materials.
- (c) Do not put heavy or hard material on the display surface, and do not stack LCD modules.
- (d) If the display surface is dirty, please wipe the surface softly with cotton swab or clean cloth.
- (e) Avoid using Ketone type materials (e.g. Acetone), Toluene, Ethyl acid or Methyl chloride to clean the display surface. It might damage the touch panel surface permanently. The recommended solvents are water and Isopropyl alcohol.



Doc.No.: FRD240C48003-B

REV : A PAGE : 19/20

SPEC TITLE

DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28

- (f) Wipe off water droplets or oil immediately.
- (g) Protect the LCD module from ESD. It will damage the LSI and the electronic circuit.
- (h) Do not touch the output pins directly with bare hands.
- (i) Do not disassemble the LCD module.
- (j) Do not lift the FPC of Touch Panel.

Storage

- (a) Do not leave the LCD modules in high temperature, especially in high humidity for a long time.
- (b) Do not expose the LCD modules to sunlight directly.
- (c) The liquid crystal is deteriorated by ultraviolet. Do not leave it in strong ultraviolet ray for a long time.
- (d) Avoid condensation of water. It may cause improper operation.
- (e) Please stack only up to the number stated on carton box for storage and transportation. Excessive weight will cause deformation and damage of carton box.

Operation

- (a) When mounting or dismounting the LCD modules, turn the power off.
- (b) Protect the LCD modules from electric shock.
- (c) The Driver IC control algorithms stated above should always obeyed to avoid damaging the LSI and electronic circuit.
- (d) Be careful to avoid mixing up the polarity of power supply for backlight.
- (e) Absolute maximum rating specified above has to be always kept in any case. Exceeding it may cause non-recoverable damage of electronic components or, nevertheless, burning.
- (f) When a static image is displayed for a long time, remnant image is likely to occur.
- (g) Be sure to avoid bending the FPC to an acute shape, it might break FPC.
- (h) Most of the touch screens have air vent to equalize the inside air pressure to the outside one. The air vent must be open and liquid contact must be avoided as the liquid may be absorbed if the liquid is accumulated near the air vent.
- (i) For the fragility of ITO film, it should avoid to use too tapering pen as the input material.

Touch Panel Mounting Notes

(a) If a cushion is used between bezel/housing and film must be choose as free as enough to absorb the expansion and contraction to avoid the distortion of film.



Doc.No.: FRD240C48003-B


REV : A PAGE : 20/20

SPEC TITLE

DOCUMENT CONTROL SPECIFICATION

EFFECTIVE DATE: 2019-02-28

- (b) The cushion must be placed out of the Viewing Area.
- (c) Bezel/Housing edge must be posited between Key Area and Viewing Area. The edge enters the Key Area may cause unexpected input if the gap is too narrow or foreign particles like dusts exist between Bezel/Housing and ITO film.
- (d) Mounting example:



The corner part has conductivity. Do not touch any metal part after mounting.

Others

- a) If the liquid crystal leaks from the panel, it should be kept away from the eyes or mouth.
- b) For the fragility of polarizer, it is recommended to attach a transparent protective plate over the display surface.
- c) It is recommended to peel off the protection film on the polarizer slowly so that the electrostatic charge can be minimized.