


1 2 3 4 5 6


+12V_D
C30
22uF
DGND

【change to:0412/4.7uH/4.3x4.3x1.2mm/2A】




+12V_D ~ +5V_D(+5V_A)

+5V_D
C42
4.7uF
DGND




+5V_D ~ +3V3_D(+3V3_A)

+5V_D
C46
10uF
DGND



+5V_D ~ -5V_D(-5V_A)



原理图

Schematic1

创建日期 2025-10-17


更新日期 2026-02-05




图页 POWER

100MSps_ADC采样板

1 2 3 4 5 6

[Note]
(1) In this circuit, GND refers to Analog Ground;
 DGND refers to Digital Ground.]





原理图	Schematic1		创建日期	2025-10-17
板子	Board1		更新日期	2026-01-30
绘制			图页	ADC+FMC
审阅	100MSps_ADC采样板			
	版本	尺寸	页	3 共 3
	V1.0	A4	嘉立创EDA	