



THE CHIPS
TO SYSTEMS
CONFERENCE

SPONSORED BY:



LOHA: A Latency-Optimized CPU-Storage Hybrid Architecture for Billion-Scale Graph-based Vector Similarity Search

Seongjoon Cho¹, Junyoung Park¹, Donghyun Kang², Moohyeon Nam², Hongchan Roh², Se-Hyun Yang², Moo-Kyoung Chung² and Seungkyu Choi³

¹Kyung Hee University

²Dnotitia.Inc

³Yonsei University



Dnotitia





**THE CHIPS
TO SYSTEMS
CONFERENCE**


SPONSORED BY:





Introduction



Vector Similarity Search






• Applications





Graph-based Similarity Search



Focus of this work





DiskANN


• DiskANN Search Flow







DiskANN

• DiskANN Search Flow





• Recall Recovery via Re-ranking





Motivation



- DiskANN Re-ranking**





Motivation



• DiskANN Re-ranking



SSD-level Parallelism ↑

Re-ranking Latency Slightly ↓



• End-stage Re-ranking





Motivation



• DiskANN Re-ranking




SSD-level Parallelism ↑

Re-ranking Latency Slightly ↓


• End-stage Re-ranking



Limitation 1



Limitation 2





**THE CHIPS
TO SYSTEMS
CONFERENCE**


SPONSORED BY:



Proposed Architecture




LOHA: CPU-SSD Hybrid Architecture







CPU-based PQ Graph Traversal

• PQ Compression Ratio by Dataset




• PQ-LUT Speedup over Baseline






In-storage Processing Architecture



Mitigated PCIe Bottlenecks & Reduced NAND Flash Page Reads & Lightweight Modules




Speculative Re-ranking



		Speculative Trigger	Speculative Re-ranking	
			Matching (%)	SSD I/O
OpenAI -large Dataset	L50	Hop 22.0 (36.6%)	66.48%	67
	L100	Hop 31.2 (28.4%)	66.00%	134
	L200	Hop 45.1 (21.3%)	65.41%	269




Speculative Re-ranking



		Speculative Trigger	Speculative Re-ranking		Filtered Speculative Re-ranking	
			Matching (%)	SSD I/O	Matching (%)	SSD I/O
OpenAI -large Dataset	L50	Hop 22.0 (36.6%)	66.48%	67	63.02% (−3.5%)	53 (−20.9%)
	L100	Hop 31.2 (28.4%)	66.00%	134	62.49% (−3.5%)	107 (−20.1%)
	L200	Hop 45.1 (21.3%)	65.41%	269	62.33% (−3.1%)	215 (−20.1%)





Overall Workflow: Step 1



Step 1


PQ-LUT-based Graph Traversal

Memory compression and LUTs enable efficient CPU computation.






PQ-LUT reduces CPU latency by 1.7~8.9x compared to the baseline.

Re-ranking








Overall Workflow: Step 2








Overall Workflow: Step 3






Overall Workflow: Step 4





Overall Workflow: Step 5





**THE CHIPS
TO SYSTEMS
CONFERENCE**

SPONSORED BY:



Experimental Results



Experimental Methodology

[5] {MQSim}: A framework for enabling realistic studies of modern {Multi-Queue} {SSD} devices (USENIX FAST 2018)
[6] Ggnn: Graph-based gpu nearest neighbor search (IEEE Transactions on Big Data 2022)
[7] Towards Hightthroughput and Low-latency Billion-scale Vector Search via {CPU/GPU} Collaborative Filtering and Re-ranking (USENIX FAST 2025)

Dataset	Data type	Dim.	Size	Metric	PQ Comp.
SIFT 1B	uINT8	128	125GB	L2	4×
SPACEV 1B	INT8	100	137GB	L2	4×
Deep 1B	FP32	96	375GB	L2	12×
OpenAI 10M	FP32	3072	120GB	L2 / IP	32×
LAION 100M	FP32	768	306GB	L2 / IP	32×

System	Configuration
CPU	2 sockets, 2.8GHz 32 cores / 64 threads
SSD	3.84TB, 8 channels, 1.2GB/s channel B.W, Flash RD latency 22.5us

Simulation of Re-ranking in SSD

- ① Implement the end-stage re-ranking in C++ using *libaio* (API for async I/O).
- ② Capture I/O traces using *blktrace*.
- ③ Fed into *MQSim*⁵ to simulate SSD-level behavior. (+cycle-accurate sim.)

Comparison Baselines

DiskANN, SPANN	SSD-based open-source implementations
GGNN ⁶	GPU-based ANNS implementation (4 A6000 GPUs)
NDSEARCH, REIS	End-to-End in-storage accelerator (SOTA)
FusionANNS ⁷	CPU/GPU-SSD collaborative architecture (SOTA)



In-storage Accelerator Implementation Details


TSMC 28nm
Operating at 300MHz

Modules		Area (mm^2)	Power (mW)
Channel-level Distance Calculator	Reg. File	0.0381	14.4
	L2-IP Unit	0.0023	0.6
	Accumulator	0.0018	1.0
SRAM Scratchpad 96KB		0.1112	41.2
Total		0.1537	57.3
SSD-level Re-ranker	Adder Tree	0.0064	0.7
	Sorter	0.0265	8.3
Total		0.0334	9.23

A dedicated accelerator for re-ranking only → Minimal hardware overhead → Practicality ↑



Re-ranking Latency Analysis



2.0×

4.7×

1.5×

1.5×

SSD
Parallelism ↑


PCIe
Transfer ↓

Workload
Overlap

SSD I/O
Filtering



End-to-End Performance Analysis



CPU-SSD Baselines

DiskANN (hatched) → 9.6× → LOHA (blue) (Optimizes SSD workload. (ISP & Overlap))


SPANN (gray) → 12×

GPU Baseline

GGNN (yellow) → 6.2× → LOHA (blue) (Eliminates CPU-GPU transfer overhead.)



Comparison with SOTA Architecture



CPU/GPU-SSD Architecture FusionANNS $\xrightarrow{2.8\times}$ LOHA (Minimizes data movement.)

End-to-End ISP Architectures NDSEARCH $\xrightarrow{4.0\times}$ LOHA (Substantially reduce page reads.)
REIS $\xrightarrow{3.6\times}$



**THE CHIPS
TO SYSTEMS
CONFERENCE**

SPONSORED BY:



Conclusion



Conclusion

LOHA: A Latency-Optimized CPU-Storage Hybrid Architecture for Billion-Scale Graph-based Vector Similarity Search

We develop a hybrid design that combines **software-level compression** and **in-storage processing** to optimize both CPU and SSD workloads.

A speculative re-ranking mechanism leverages the intrinsic properties of GANNS to **overlap CPU and SSD operations** through prediction.

Achieves performance gains over other baselines, demonstrating the effectiveness of our hybrid design for **scalable, low-latency vector search**.



**THE CHIPS
TO SYSTEMS
CONFERENCE**

SPONSORED BY:



Thank You