

# COL215

## Assignment-2

SOURAV(2019CS10404)  
HARSH TANWAR(2019CS10432)

April 2022

### 1 Introduction

In lab we design a combination circuit that takes a decimal/hexadecimal digit encoded using 4 bits and produces 7-bit output for seven segment displays of BASYS3 FPGA board. For simulation and implementation of our VHDL code, we use vivado software.

### 2 Steps Performed in this Assignment


1. We create an entity for our inputs and outputs (here we are using 4 Buttons for the input and 7 segment for the output).
2. We create the truth table.
3. From the truth table, we create a k-map and find each output in terms of inputs.
4. Then we write the architecture of our VHDL code and run simulations and check the outputs.
5. Then we write the constraints file for our code.
6. After this we Synthesize and implement our project and generate a bitstream.
7. Finally, we download the bitstream in the FPGA board and check outputs for all possible values (0-9, and A-F).

### 3 Resources Utilization

Resource	Count
LUT Memory	0
LUT logic	4
DSP	0
Flip Flops	0
BRAM	0

Cell	Count
LUT4	7
IBUF	4
OBUF	11

### 4 Digital Circuit for 7 segment Display



## 5 Expressions Derivation Truth Table

B3	B2	B1	B0	A	B	C	D	E	F	G
0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	1	0	0	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0
0	0	1	1	0	0	0	0	1	1	0
0	1	0	0	1	0	0	1	1	0	0
0	1	0	1	0	1	0	0	1	0	0
0	1	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0
1	0	1	0	0	0	0	1	0	0	0
1	0	1	1	1	1	0	0	0	0	0
1	1	0	0	0	1	1	0	0	0	1
1	1	0	1	1	0	0	0	0	1	0
1	1	1	0	0	1	1	0	0	0	0
1	1	1	1	0	1	1	1	0	0	0

Use Karnaugh map for finding the boolean expression for the outputs.

K-Map

1)

$B_2 B_3$	00	01	11	10
$B_0 B_1$				
00	0	0	0	1
01	0	0	0	0
11	0	1	0	0
10	1	0	1	0

$$A = \bar{B}_0 \bar{B}_1 B_2 \bar{B}_3 + B_0 B_1 \bar{B}_2 B_3 + \bar{B}_1 \bar{B}_2 \bar{B}_3 B_0 + B_0 \bar{B}_1 B_2 B_3$$

2)

$B_2 B_3$	00	01	11	10
$B_0 B_1$				
00	0	0	1	0
01	0	0	1	1
11	0	1	1	0
10	0	0	0	1

$$B = B_0 B_1 B_3 + \bar{B}_0 B_1 B_2 + B_0 \bar{B}_1 B_2 \bar{B}_3 + \bar{B}_0 \bar{B}_1 B_2 B_3$$

3)

$B_2 B_3$	00	01	11	10
$B_0 B_1$				
00	0	0	1	0
01	1	0	1	0
11	0	0	1	0
10	0	0	0	0

$$C = \bar{B}_0 B_1 \bar{B}_2 \bar{B}_3 + \bar{B}_0 B_2 B_3 + B_1 B_2 B_3$$

4)

$B_2 B_1$	00	01	11	10
00	0	0	0	1
01	0	1	0	0
11	0	0	1	1
10	1	0	0	0

$$D = B_0 B_1 B_2 + \bar{B}_0 \bar{B}_1 B_2 \bar{B}_3 + \bar{B}_0 B_1 \bar{B}_2 B_3 + B_0 \bar{B}_1 \bar{B}_2 \bar{B}_3$$

5)

$B_2 B_1$	00	01	11	10
00	0	0	0	1
01	0	0	0	0
11	1	0	0	1
10	1	1	0	1

$$E = B_0 \bar{B}_3 + B_0 \bar{B}_1 \bar{B}_2 + \bar{B}_1 B_2 \bar{B}_3$$

6)

$B_2 B_1$	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	0	0	1
10	1	0	1	0


$$F = B_0 \bar{B}_1 B_2 B_3 + B_1 \bar{B}_2 \bar{B}_3 + B_0 \bar{B}_2 \bar{B}_3 + B_0 B_1 \bar{B}_3$$

7)


$B_2 B_1$	00	01	11	10
00	1	0	1	0
01	0	0	0	0
11	0	0	0	1
10	1	0	0	0




$$G = \bar{B}_1 \bar{B}_2 \bar{B}_3 + \bar{B}_0 \bar{B}_1 B_2 B_3 + B_0 B_1 B_2 \bar{B}_3$$

## 6 Simulation of 7 segment Display




## 7 FPGA output











2022/04/30 10:03



2022/04/30 10:03



2022/04/30 10:03



