


TIMER IC 555

- Timing from μs to hours
- astable & monostable modes
- TTL compatible
- adjustable duty cycle




Salient features of timer IC 555


- Output can be taken either between 3 & 1 (pins) or between 8 and 3 (complementary output).
- can sink about 200 mA.
- Max frequency greater than 500 KHz
- Timing from μ s to hours
- adjustable duty cycle
- TTL compatible



Applications:

- Precision timing, pulse generation, sequential timing, time delay generation, pulse width modulation, pulse position modulation, missing pulse detector






Astable mode of IC 555





MONOSTABLE MODE OF 555 IC





Analysis

Monostable mode:

At $t=0$, $V_c(0)=0$ and 'c' starts to charge via R_A towards V_{cc} . \therefore we can write

$$V_c(t) = V_{cc} (1 - e^{-\frac{t}{R_A C}})$$

When $t = T_{on}$, $V_c(T_{on}) = \frac{2}{3} V_{cc}$.


$$\text{ie, } \frac{2}{3} V_{cc} = V_{cc} (1 - e^{-T_{on}/R_A C})$$

$$\text{or } e^{-\frac{T_{on}}{R_A C}} = (1 - \frac{2}{3}) = \frac{1}{3}$$

$$\text{or } \ln(3) = \frac{T_{on}}{R_A C}$$

$$\Rightarrow T_{on} = \ln(3) R_A C$$

$$\boxed{T_{on} = 1.1 R_A C} \text{ on pulse time}$$




Applications :

Monostable mode:

a) Frequency divider

For a $\div 3$ operation,


$$1.1 R_A C > 2T_{in} \text{ and } < 3T_{in}$$



b) Pulse stretcher (for visual or audio indication)

c) Touch switch

d) Water level fill control



2. Successive approximation ADC.




Fig 2. Block diagram
of successive approximation
- type ADC





Fig 3. Flow chart for
successive approximation
ADC

→ No. of comparisons
= n (constant)
where n = no. of bits
in the ADC.









Fig. 3-bit successive approximation ADC

Let 1 LSB weight = 1V

& $V_{in} = 6.5V$
(analog)

Sequence of events in a
3-bit SA ADC






$$V_{out} = \frac{x}{255} \times V_{ref}^+ \text{ where}$$

$$x = \text{decimal count}$$

$$= D_0 2^0 + D_1 2^1 + \dots + D_7 2^7$$

where $D_0 - D_7$ are binary numbers



SOC : start of conversion

EOC : End of conversion

ALE : Address Latch Enable

OE : Output Enable

$$f_c = 640 \text{ KHz (typically)}$$

conversion time : 100 μ s (typically)



Selected channel	Address line		
	C	B	A
IN0	L	L	L
IN1	L	L	H
IN2	L	H	L
IN3	L	H	H
IN4	H	L	L
IN5	H	L	H
IN6	H	H	L
IN7	H	H	H


procedure for conversion

1. set ALE pin HIGH
2. set SOC HIGH and then LOW.
3. set ALE LOW.
4. EOC LED indicates the end of conversion process.


Basically the logic circuits are divided into


- Combinational logic circuits
- Sequential logic circuits





S	R	Q_{N+1}	Q_N
0	0	Q_N	Q_N
0	1	0	1
1	0	1	0
1	1	Not Used	





(a) Logic diagram

Q	J	K	$Q(t+1)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

(b) Characteristic table

Q	JK		J	
	00	01	11	10
0			1	1
1	1			1

K

$$Q(t+1) = JQ' + K'Q$$

(c) Characteristic equation

