

Machine Learning for Congestion Management and Routability Prediction within FPGA Placement

HANNAH SZENTIMREY, ABEER AL-HYARI, JEREMY FOXCROFT, TIMOTHY MARTIN, DAVID NOEL, GARY GREWAL, and SHAWKI AREIBI, [University of Guelph](#), Canada

Placement for Field Programmable Gate Arrays (FPGAs) is one of the most important but time-consuming steps for achieving design closure. This article proposes the integration of three unique machine learning models into the state-of-the-art analytic placement tool GPlace3.0 with the aim of significantly reducing placement runtimes. The first model, MLCong, is based on linear regression and replaces the computationally expensive global router currently used in GPlace3.0 to estimate switch-level congestion. The second model, DLManage, is a convolutional encoder-decoder that uses heat maps based on the switch-level congestion estimates produced by MLCong to dynamically determine the amount of inflation to apply to each switch to resolve congestion. The third model, DLRoute, is a convolutional neural network that uses the previous heat maps to predict whether or not a placement solution is routable. Once a placement solution is determined to be routable, further optimization may be avoided, leading to improved runtimes. Experimental results obtained using 372 benchmarks provided by Xilinx Inc. show that when all three models are integrated into GPlace3.0, placement runtimes decrease by an average of 48%.

CCS Concepts: • **Hardware** → **Reconfigurable logic and FPGAs**; **Physical design (EDA)**; **Placement**; *Wire routing*; Partitioning and floorplanning;

Additional Key Words and Phrases: Placement, field programmable gate array, congestion, routing-aware, heterogeneous, UltraScale architecture

ACM Reference format:

Hannah Szentimrey, Abeer Al-Hyari, Jeremy Foxcroft, Timothy Martin, David Noel, Gary Grewal, and Shawki Areibi. 2020. Machine Learning for Congestion Management and Routability Prediction within FPGA Placement. *ACM Trans. Des. Autom. Electron. Syst.* 25, 5, Article 37 (August 2020), 25 pages. <https://doi.org/10.1145/3373269>

1 INTRODUCTION

Many of the key optimization problems within the *Field Programmable Gate Array (FPGA)* design flow belong to the complexity classes NP-complete and NP-hard. Traditionally, *Computer-Aided Design (CAD)* developers have sought to solve these problems using solution methods, like heuristics, that forgo optimality in exchange for computational efficiency. However, as modern FPGAs push beyond an integration level of 30B transistors, not only are the size and complexity of FPGA

Submitted to the Special Issue on Machine Learning for CAD (ML-CAD).

Authors' addresses: H. Szentimrey, A. Al-Hyari, J. Foxcroft, T. Martin, D. Noel, G. Grewal, and S. Areibi (corresponding author), [University of Guelph](#), 50 Stone Rd E, Guelph, ON, N1G 2W1, Canada; emails: {szentimh, aalhyari, foxcroft, tmarti14, dnoel, ggrewal, sareibi}@uoguelph.ca.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

© 2020 Association for Computing Machinery.

1084-4309/2020/08-ART37 \$15.00

<https://doi.org/10.1145/3373269>

ACM Transactions on Design Automation of Electronic Systems, Vol. 25, No. 5, Article 37. Pub. date: August 2020.