Digital Electronics

Analog — Digital

Analog signals — Binary Number system

Sinosoidal signal — ASCII value.



Continuous signal

Base (or Radix) of the number system.

0, 1, 2, ..., 9 → digits of the decimal system

0, 1 → digits of the binary system

$(345)_{10}$ ⇒ decimal system

$(10111)_2$ ⇒ Binary system

ALU = Arithmetic Logic Units

Logic Gates :-

A device which will perform certain logical operations such as (multiplication, Addition, Complement---).

(i) AND Gate
(ii) OR Gate
(iii) NOT Gate
(iv) XOR (or Ex-OR Gate (Exclusive OR Gate)
(v) XNOR (or Ex-NOR Gate (Exclusive NOR Gate)

} Basic Gates.

(vi) NAND Gate
(vii) NOR Gate

} Universal Gates

→ Symbol
→ Boolean function (or) Output function
→ Truth Table

AND Gate:-

Two inputs AND Gate

The Boolean function of AND gate is $Y = A \cdot B$.

$= 2^{\text{no of i/p}}$

$= 2^2 = 4$ combination.

Truth Table

I/p		o/p
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

A	B	C	Dec
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

OR Gate:-



The Boolean function of OR Gate is $Y = A + B$

Truth Table

I/p		o/p
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

NOT Gate:-
(Inverter)



Boolean function of NOT Gate is $Y = \overline{A}$ or A'
Complement operation.

I/p	o/p
A	Y
0	1
1	0

XOR Gate:-



Boolean function is $Y = A \oplus B$ (or) $A\bar{B} + \bar{A}B$.

Truth Table

I/p		O/p
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

$0 \times 1 + 1 \times 0 = 0$

$0 \times 0 + 1 \times 1 = 1$

$1 \times 1 + 0 \times 0 = 1$

$1 \times 0 + 0 \times 1 = 0$.

same i/ps అయితే = 0

different i/ps అయితే = 1.

$A \oplus B \oplus C = AB\bar{C} + A\bar{B}C + \bar{A}BC$

XNOR Gate :-



(or)

Boolean function is $Y = A \odot B$ (or) $\overline{A \oplus B}$ (or) $AB + \bar{A}\bar{B}$

$Y = \overline{(A\bar{B} + \bar{A}B)}$

$Y = (\bar{A} + \bar{B})(\bar{\bar{A}} + \bar{B})$

$Y = (\bar{A} + B)(A + \bar{B})$

$Y = A\bar{A} + \bar{A}\bar{B} + AB + B\bar{B}$

$Y = 0 + \bar{A}\bar{B} + AB + 0$

$Y = AB + \bar{A}\bar{B}$

$A\bar{A} = 0$

Truth Table

I/p		O/p
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

$0 \cdot 0 + 1 \cdot 1 = 1$

$0 \cdot 1 + 1 \cdot 0 = 0$

$1 \cdot 0 + 0 \cdot 1 = 0$

$1 \cdot 1 + 0 \cdot 0 = 1$

bar (−) అయితే (−) add చేయాలి

* అయితే +

\+ అయితే * చేయాలి.

NAND Gate:-

Boolean Function $Y = \overline{A \cdot B}$

Truth Table

I/p		o/p
A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

NOR Gate:-



Boolean function is $Y = \overline{A+B}$

Truth Table

I/p		o/p
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Implementation of Basic Gates with NAND Gate:-

(a) AND Gate with NAND Gate:-



$Y = \overline{\overline{A \cdot B}} = A \cdot B$

(b) OR Gate with NAND Gate:-



$Y = \overline{(\overline{A} \cdot \overline{B})} = \overline{\overline{A}} + \overline{\overline{B}} = A + B$

(iii) NOT Gate with NAND Gate:-



(iv) XOR Gate with NAND Gate:-



$$Y = \overline{(\overline{A \cdot \overline{AB}}) \cdot (\overline{\overline{AB} \cdot B})}$$ Demorgans Theorem

$$Y = \overline{(\overline{A \cdot \overline{AB}})} + \overline{(\overline{\overline{AB} \cdot B})}$$

$$Y = A \cdot \overline{AB} + \overline{AB} \cdot B$$

$$Y = A(\overline{A} + \overline{B}) + (\overline{A} + \overline{B})B$$

$$Y = A\overline{A} + A\overline{B} + B\overline{A} + B\overline{B}$$

$$Y = A \cdot \overline{B} + \overline{A} \cdot B$$

$A \cdot \overline{A} = 0$

$B\overline{B} = 0.$

(v) XNOR Gate with NAND Gate:-



$$Y = \overline{A \cdot \overline{B} + \overline{A} \cdot B}$$

Implementation of Basic Gates with NOR Gate:-

(i) AND Gate with NOR Gate:-



$$Y = \overline{(\bar{A} + \bar{B})} = \bar{\bar{A}} \cdot \bar{\bar{B}} = A \cdot B$$

(ii) OR Gate with NOR Gate:-



$$Y = \overline{\overline{A+B}} = A+B$$

(iii) NOT Gate with NOR Gate:-

(iv) XOR Gate with NOR Gate:-



$$= \overline{(A \cdot B + \overline{(A+B)})}$$

$$= \overline{(A \cdot B)} \cdot (A+B) = (\bar{A} + \bar{B})(A+B)$$

$$= A\bar{A} + A\bar{B} + B\bar{A} + B\bar{B} = A\bar{B} + B\bar{A}$$

↓ XOR Gate output.

$$\therefore Y = A\bar{B} + \bar{A}B \;//$$

(v). XNOR Gate with NOR Gate :-



$$= \overline{A\bar{B} + B\bar{A}}$$

$$= \overline{(A\bar{B})} \cdot \overline{(B\bar{A})}$$

$$= (\bar{A} + \bar{\bar{B}}) \cdot (\bar{B} + \bar{\bar{A}})$$

$$= (\bar{A} + B) \cdot (\bar{B} + A)$$

$$= \bar{A}\bar{B} + A\bar{A} + B\bar{B} + BA$$

$$\therefore Y = AB + \bar{A}\bar{B} \quad //$$

---

(6). Implement, the boolean function $S = x\bar{y} + \bar{x}y$ with basic gates.

Sol:- $S = x\bar{y} + \bar{x}y.$



Fig:- XOR Gate with Basic Gates

Q. Implement the Boolean function $z = xy + \bar{x}\bar{y}$ with basic gates.



Fig:- X NOR Gate with Basic Gates.

SOP = $A\bar{B} + \bar{A}B\bar{C} + A\bar{B}C + ABC$ = (Sum of product form)

POS = $(A+B+C)(A+\bar{B}+C)(\bar{A}+\bar{B}+\bar{C})$ = (Product of Sum form).

Combinational Circuits:-



(i) Combinational circuit is a logic circuit which consist n-number of inputs logic gates, and m-numbers of outputs.

(ii) The output depends on present inputs only.

⇒ Half Adder
⇒ Full Adder
⇒ BCD Adder.

Binary Addition:- MSB = Most Significant Bit ↓ LSB = Least Significant Bit ↓

4 2 5

6 2 5

(1) → carry bit

Carry bit → (1)0 5 (0) → Sum



$0 + 0 = 00$

$0 + 1 = 01$

$1 + 0 = 01$

$1 + 1 = 10$ (1 → Carry, 0 → Sum)

$$\begin{array}{rl} & 1\ 1\ 1\ 0 \rightarrow 14 \\ (+) & 1\ 0\ 0\ 1 \rightarrow 9 \\ \hline & 1\ 0\ 1\ 1\ 1 \rightarrow 23 \end{array}$$

$$\begin{array}{rl} & 1\ 0\ 1\ 0\ 1\ 1 \rightarrow 43 \\ (+) & 1\ 1\ 1\ 0\ 1\ 1 \rightarrow 59 \\ \hline & 1\ 1\ 0\ 0\ 1\ 1\ 0 \rightarrow 102 \end{array}$$

→ Truth Table
→ Boolean function (o/p func^n.)
→ Implementation of o/p function with logic gates.

Half Adder:-

Half adder is a combinational circuit, which will add two binary bits.

(i) Truth Table

Dec	I/p		o/p	
	x	y	Carry	Sum
0	0	0	0	0
1	0	1	0	1
2	1	0	0	1
3	1	1	1	0

x & y are called i/p variables.

(ii) Boolean function (or) o/p equation

$Sum = \bar{x}y + x\bar{y}$ ↓ k-map

$Carry = xy$ ↓ using karnaugh-map

(iii) Implementation of Boolean function with logic gates.

logic circuit :-

I/p available in both complements & true form.





(or)



Full Adder :-

It is a combinational circuit which will add three binary digits (or) bits.

No of inputs = 3 (x,y,z).

No of outputs = 2 (sum, carry).

(i) Truth Table

Dec	Input			Output	
	x	y	z	Carry	Sum
0	0	0	0	0	0
1	0	0	1	0	1
2	0	1	0	0	1
3	0	1	1	1	0
4	1	0	0	0	1
5	1	0	1	1	0
6	1	1	0	1	0
7	1	1	1	1	1

$Sum = \Sigma (1,2,4,7)$

$\therefore Carry = \Sigma (3,5,6,7)$

(ii) Boolean function.



pair, Quad, Octet.



$2^3 = 8 =$ 8 sheets



two cells are said to be ajacent if they are deffered by single bit (or) position.

x	y	z
1	0	1
1	1	1

x z

x	y	z
1	1	1
1	1	0

x y

x	y	z
1	1	1
0	1	1

y z

$Carry = xz + xy + yz$

x \ yz	00	01	11	10
0		1		1
1	1		1	

$Sum = x\bar{y}\bar{z} + \bar{x}\bar{y}z + xyz + \bar{x}y\bar{z}$





Full adder with two half adders-



$\Rightarrow A\bar{z} + \bar{A}z$

$= (x \oplus y)\bar{z} + \overline{(x \oplus y)}z$

$= (x\bar{y} + \bar{x}y)\bar{z} + \overline{(x\bar{y} + \bar{x}y)}z$

$= x\bar{y}\bar{z} + \bar{x}y\bar{z} + \left((\bar{x}+y)\cdot(x+\bar{y})\right)\cdot z$

$= x\bar{y}\bar{z} + \bar{x}y\bar{z} + (xy + \bar{x}\bar{y})z.$

Sum $= x\bar{y}\bar{z} + \bar{x}y\cdot\bar{z} + xyz + \bar{x}\bar{y}z.$

Carry $= z(x \oplus y) + xy$

$= z(x\bar{y} + \bar{x}y) + xy$

$= x\bar{y}z + \bar{x}yz + xy$

according to distribution theorem.

$= x\bar{y}z + y(x + \bar{x}z)$

$= x\bar{y}z + y\left((x+\bar{x})\cdot(x+z)\right).$

$x + \bar{x} = 1, \quad x\bar{x} = 0$

$= x\bar{y}z + y(1(x+z))$

$= x\bar{y}z + xy + yz$

$= x(\bar{y}z + y) + yz$

$= x((\bar{y}+y)\cdot(z+y)) + yz$

$= x(1(y+z)) + yz$

$= xy + xz + yz$ //

(or) $x\bar{y}z + yz + xy$

$= z(x\bar{y} + y) + xy$

$= z((x+y)\cdot(y+\bar{y})) + xy$

$= xz + yz + xy$ //

---

① Simplify $f(w,x,y,z) = \Sigma(0,1,2,3,4,5,6,7,8,9,10,12)$.

Sol:

wx \ yz	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

BCD Adder :-

BCD – Binary Coded Decimal

Binary code for Decimal digits.

i.e, 0,1,2,3,----,9 is known as BCD code.

$15 \rightarrow 1111$ $\quad$ $35 \rightarrow 100011$.

$15 \rightarrow 1111$ ⇐ Binary Code

$15 \rightarrow 00010101$ ⇐ BCD Code.

② → 0010 → Augend

③ → 0011 → Addend

Table for BCD Adder :-

Dec	Binary Sum K Z_8 Z_4 Z_2 Z_1	Dec	BCD Sum C S_8 S_4 S_2 S_1
0.	0 0 0 0 0	0.	0 0 0 0 0
1.	0 0 0 0 1	1.	0 0 0 0 1
2.	0 0 0 1 0	2.	0 0 0 1 0
3.	0 0 0 1 1	3.	0 0 0 1 1
4.	0 0 1 0 0	4.	0 0 1 0 0
5.	0 0 1 0 1	5.	0 0 1 0 1
6.	0 0 1 1 0	6.	0 0 1 1 0
7.	0 0 1 1 1	7.	0 0 1 1 1
8.	0 1 0 0 0	8.	0 1 0 0 0
9.	0 1 0 0 1	9.	0 1 0 0 1
10.	0 1 0 1 0	10.	1 0 0 0 0
11.	0 1 0 1 1	11.	1 0 0 0 1
12.	0 1 1 0 0	12.	1 0 0 1 0
13.	0 1 1 0 1	13.	1 0 0 1 1
14.	0 1 1 1 0	14.	1 0 1 0 0
15.	0 1 1 1 1	15.	1 0 1 0 1
16.	1 0 0 0 0	16.	1 0 1 1 0
17.	1 0 0 0 1	17.	1 0 1 1 1
18.	1 0 0 1 0	18.	1 1 0 0 0
19.	1 0 0 1 1	19.	1 1 0 0 1

(i) Binary sum & BCD sum are the same up to 01001.

(ii) If there is a carry in BCD sum then binary sum and BCD sum are not equal.

(iii) In order to differentiate first 10 combinations with remaining combinations, there must be correction factor.

⇒ To differentiate last 4 combinations with first 10 combinations K must be 1. (K=1)

⇒ Ily, To differentiate the combinations 01010 to 01111 from first 10 combinations Z_8 must be 1 and along with Z_8 either Z_4 to Z_2 must be 1.

(v) From that correction we can have the following equation.

$$C = K + Z_8Z_4 + Z_8Z_2$$

Decimal	BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

① $f(w,x,y,z) = \Sigma(0,1,2,3,4,5,7,8,10,12)$.

Sol:



pair
Quad
Octet.



$f(w,x,y,z) = \bar{y}\bar{z} + \bar{w}\bar{z} + \bar{x}\bar{z}$.

---

② $f(w,x,y,z) = \Sigma(0,3,4,6,7,8,9) + \Sigma_d(5,10,14,15)$.

Sol: Σ_d కింద d-don't care ని X తో indicate చేస్తాము.





$\therefore f(w,x,y,z) = \bar{w}\,\bar{y}\,\bar{z} + w\bar{x}\bar{y} + \bar{w}x + \bar{w}yz$

(3) $f(A,B,C,D) = \Sigma(0,1,2,3,5,8,11) + \Sigma_d(4,10,13,15)$

Soln



$\therefore f(A,B,C,D) = \bar{B}\bar{D} + \bar{A}\bar{C} + \bar{B}C$ //

Pair → one variable will be eliminated.
Quad → Two variables will be eliminated.
Octet → Three variables will be eliminated.



$$C = K + Z_8 \cdot Z_4 + Z_8 \cdot Z_2$$

Latches & Flip-Flops:-

Latch:- It is 1 bit memory element.



Sequential Circuit.

⇒ It is combination of combinational circuit + memory elements

⇒ o/p depends on present i/p past output

Combinational Circuit.

⇒ It is combination of logic gates 'n' number of i/ps and 'm' number of o/ps.

⇒ o/p depends on present i/p.

⇒ No memory element.



⇒ Memory elements store 1 bit of information,

⇒ present o/p depends on present i/p as well as past o/p

State (or) Status:- At any given time the information stored in the flip-flops (or) latch.

Asynchronous sequential circuit ⇒ memory elements ⇒ latch

Synchronous sequential circuit ⇒ memory elements ⇒ flip flops

NOR Gate

0	0	1
0	1	0
1	0	0
1	1	0

NAND Gate

0	0	1
0	1	1
1	0	1
1	1	0

⇒ For NOR Gate if any one i/p is 1 then o/p will be zero irrespective of other i/p.

⇒ For NAND Gate if any one i/p is zero then o/p will be 1 irrespective of other i/p.

Latch ⇒ Cross coupled NOR Gate (or NAND Gate.



SR Latch with NOR Gates.

⇒ +ve logic 

S	R	Q	$\bar{Q}$
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	Indeterminate or Forbidden	

⇒ in such a way that ⇒ depends on the situation ⇒ remember that ⇒ that also you need to consider.



SR Latch with NAND Gates.

S	R	Q	$\bar{Q}$
1	0	0	1
1	0	0	1
0	1	1	0
0	1	1	0
1	1	Indeterminate or Forbidden	

⇒ -ve logic

SR Flip Flop:- CP is always 1.



CP = Clock pulse ⇒

Q(t)	S	R	Q(t+1)
0	0	0	0
0	0	1	0
0	1	0	1
1	1	0	1
1	0	1	0
1	0	0	1
1	1	1	Indeterminate
1	1	0	

Characteristic table (or) Truth Table.

⇒ Q(t) represents present o/p

⇒ Q(t+1) represents next o/p.

(i) When clock pulse (CP) is 1 then the latch produces o/p.

(ii) When CP is '0' then the latch will not produce any o/p.



$\therefore Q(t+1) = S + Q(t)\bar{R}$

It is characteristic equation.

⇒ For Flip-Flop there is clock signal.
⇒ For latch there is no clock signal.



Symbol for SR flip-flop.

Draw back of SR Flip-Flop:-

⇒ When both i/ps are 1 (i.e, S=1, R=1) then the o/p will be indeterminate state (undefine state), (or forbidden state.

⇒ To avoid the drawback of SR FlipFlop, JK FlipFlop is used.

JK-FlipFlop:-



Clock pulse (CP) is always one (1).

Q(t)	J	K	Q(t+1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0



Q(t)	J	K	Q(t+1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0



Q	1	(1)	'
0	1	(0)	
Q(t)		J	

1	(0)	0
1	(1)	0
Q(t)		$\bar{K}$

$$Q(t+1) = \overline{Q(t)}\,J + Q(t)\,\bar{K}$$ ← Characteristic equation by using K-map.



Symbol for JK Flip Flop

Drawback of JK Flip Flop:-

Race around condition:-

When clock pulse is having large width and j=1 and K=1, then the o/p of JK Flip Flop oscillate between '0' and '1' this situation is known as "Race around condition."

D- Flip-Flop:-



Q(t)	D	Q(t+1)
0	0	0
0	1	1
1	0	0
1	1	1

same o/p.



Symbol for D FlipFlop.

D = Data FlipFlop.





∴ $\boxed{Q(t+1) = D}$ ← Characteristic equation

Shift Registors and Countors:-

Registor:-

(i) It is a group of flip flops each store 1 bit of binary information.

(ii) n-bit register will have n-number of flipflops.

Shift registor:-

It is a registor capable of shifting binary information held in each cell to its neighbouring cells in a selected direction.

Counter:- (i) Counter is a registor that goes through pre-determined sequence of binary states.

(ii) n-bit counter will have n-number of flipflops and counts '0' through $2^n - 1$.

Shift Register:-



fig: 4 bit shift register.
shift right operation.

Counters:-

There are two types of counters
(i) Ripple counter (ii) Sychronous counter.

0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
A_3	A_2	A_1	A_0	

MSB = Most Significant Bit

LSB = Least Significant bit

Logic-1 :-

(i) A_0 is complements for every clock pulse.

(ii) A_1 is complements. when A_0 changes from '1' to '0'.

(iii) A_2 is complements when A_1 changes from 1 to 0.

(iv) A_3 is complements when A_2 changes from 1 to 0.

Logic-2 :-

(i) A_0 is complements for every clock pulse.

(ii) A bit at particular position will be complemented if at all all the bits in the previous positions must be one.

Ripple Counter :- Logic-1



Binary Synchronous Counter



A_3	A_2	A_1	A_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0

Micro Controller:-

Embaded system is combination of Hardware & Software.

(i) It is small computer which consists CPU, Memory, I/O ports .. etc.

(ii) Applications → Home appliances, industrial, Agriculture, Defence.

⇒ 8051 Micro Controller block diagram



INT'0' → Interrupt '0'.

INT'1' → Interrupt '1'.

CPU → Central Processing Unit

TXD → Transmit Data
RXD → Recieve Data
OSC → oscillator.
I/o → Input / output
RAM → Random Access Memory.
ROM → Read Only Memory. ⇐ constant

⇒ 8051 micro controller was developed by INTEL in 1981.
⇒ It is a 8-bit micro controller.
⇒ 12 MHz clock signal.
⇒ 2 timers they are 16-bit
ROM → 4Kb
RAM → 128 bytes.

CPU:-
It is like brain of micro controller. which monitors and performs various tasks of the controller.

Memory:- Memory two types
(i) ROM - 4Kb (It is fixed).
(ii) RAM - 128 bytes.

ROM:- The manufacturer will program the ROM.
RAM:- The user can program the RAM

I/O ports:-
There are 4 I/O ports.
Through these ports external (or) peripheral devices will be connected.

↕ ⇒ Bidirectional ↓ unidirectional.

Serial Ports:-
In order to transmit (or) receive data serial port will be used.

Timers:-
It is having two timers each has 16 bit.
To find out pulse width (or) interval a timer will be used.

BUS:-
Group (or) Collection of wires.
It acts as channel (or) medium b/w different blocks
⇒ Address bus - 16 bit (16 wires)
⇒ Data bus - 8 bit (8 wires)

OSC:- Oscillator
To generate clock signal frequency.

Interupts:-
To hold the current program and to run some other program the interupts will be used.