

Digital Electronics

Analog

Analog signals
sinusoidal signal



Continuous signal

Digital

Binary number system
ASCII value.

Base (or Radix) of the number system.

$0, 1, 2, \dots, 9 \rightarrow$ digits of the decimal system

$0, 1 \rightarrow$ digits of the binary system

$(345)_{10} \Rightarrow$ decimal system

$(10111)_2 \Rightarrow$ Binary system

ALU = Arithmetic Logic Units

Logic Gates:-

A device which will perform certain logical operations such as (multiplication, Addition, Complement...).

(i) AND Gate

(ii) OR Gate

(iii) NOT Gate

(iv) XOR (or Ex-OR Gate (Exclusive OR Gate)

(v) XNOR (or Ex-NOR Gate (Exclusive NOR Gate)

(vi) NAND Gate

(vii) NOR Gate

Basic Gates.

Universal Gates

- Symbol
- Boolean function or Output function
- Truth Table

AND Gate:



Two inputs AND Gate

the Boolean function of AND gate is $Y = A \cdot B$.

$$= 2^{\text{no of i/p}}$$

$$= 2^2 = 4 \text{ combination.}$$

| A | B | C | Dec |
|---|---|---|-----|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 2 |
| 0 | 1 | 1 | 3 |
| 1 | 0 | 0 | 4 |
| 1 | 0 | 1 | 5 |
| 1 | 1 | 0 | 6 |
| 1 | 1 | 1 | 7 |

Truth Table

| I/p | | O/p |
|-----|---|-----|
| A | B | Y |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

OR Gate:-




The Boolean function of OR Gate is $Y = A + B$

Truth Table

| I/p | | O/p |
|-----|---|-----|
| A | B | Y |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

NOT Gate:-

(Inverter)




Boolean function of NOT Gate is $Y = \bar{A}$ or A'

Complement operation.

| I/p | O/p |
|-----|-----|
| A | Y |
| 0 | 1 |
| 1 | 0 |

XOR Gate:-



Boolean function is $Y = A \oplus B$ (or) $A\bar{B} + \bar{A}B$.

Truth Table

| I/p | | O/p |
|-----|---|-----|
| A | B | Y |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

$$0 \times 1 + 1 \times 0 = 0$$

$$0 \times 0 + 1 \times 1 = 1$$

$$1 \times 1 + 0 \times 0 = 1$$

$$1 \times 0 + 0 \times 1 = 0$$

same i/p's value = 0

different i/p's value = 1.

$$A \oplus B \oplus C = AB\bar{C} + A\bar{B}C + \bar{A}BC$$

XNOR Gate:-



Boolean function is $Y = A \odot B$ (or) $\overline{A \oplus B}$ or $AB + \bar{A}\bar{B}$

Truth Table

| I/p | | O/p |
|-----|---|-----|
| A | B | Y |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

$$Y = \overline{(A\bar{B} + \bar{A}B)}$$

$$Y = (\bar{A} + \bar{\bar{B}})(\bar{\bar{A}} + \bar{B})$$

$$Y = (\bar{A} + B)(A + \bar{B})$$

$$Y = A\bar{A} + \bar{A}\bar{B} + AB + B\bar{B}$$

$$Y = 0 + \bar{A}\bar{B} + AB + 0$$

$$Y = AB + \bar{A}\bar{B}$$

bag (-) value (-) add value \downarrow $A\bar{A} = 0$

* value +

+ value * value.

$$0 \cdot 0 + 1 \cdot 1 = 1$$

$$0 \cdot 1 + 1 \cdot 0 = 0$$

$$1 \cdot 0 + 0 \cdot 1 = 0$$

$$1 \cdot 1 + 0 \cdot 0 = 1$$

NAND Gate:-




Boolean Function $Y = \overline{A \cdot B}$

Truth Table

| I/p | | O/p |
|-----|---|-----|
| A | B | Y |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

NOR Gate:-




Boolean function is $Y = \overline{A + B}$

Truth Table


| I/p | | O/p |
|-----|---|-----|
| A | B | Y |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

Implementation of Basic - Gates with NAND Gates:-


(i) AND Gate with NAND Gate:-




(ii) OR Gate with NAND Gate:-



(iii) NOT Gate with NAND Gate



(iv) XOR Gate with NAND Gates



$$Y = \overline{(A \cdot \bar{A} \cdot \bar{B}) \cdot (\bar{A} \cdot \bar{B} \cdot B)}$$

Demorgan's Theorem

$$Y = \overline{(A \cdot \bar{A} \cdot \bar{B})} + \overline{(\bar{A} \cdot \bar{B} \cdot B)}$$

$$Y = A \cdot \bar{A} \cdot \bar{B} + \bar{A} \cdot \bar{B} \cdot B$$


$$Y = A(\bar{A} + B) + (\bar{A} + \bar{B})B$$

$$Y = A\bar{A} + A\bar{B} + \bar{A}B + B\bar{B}$$

$$Y = A \cdot \bar{B} + \bar{A} \cdot B$$

$$\begin{aligned} A \cdot \bar{A} &= 0 \\ B \cdot \bar{B} &= 0 \end{aligned}$$


(v) XNOR Gate with NAND Gates




$$Y = \overline{A \cdot \bar{B} + \bar{A} \cdot B}$$

Implementation of Basic Gates with NOR Gate:-

(i) AND Gate with NOR Gate:-




(ii) OR Gate with NOR Gate:-



(iii) NOT Gate with NOR Gate:-



(iv) XOR Gate with NOR Gate:-



$$= \overline{(A \cdot B + (\overline{A + B}))}$$


$$= \overline{(A \cdot B)} \cdot (A + B) = (\overline{A} + \overline{B}) (A + B)$$

$$= A\overline{A} + A\overline{B} + B\overline{A} + B\overline{B} = A\overline{B} + B\overline{A}$$

↓ XOR Gate output.

$$\therefore Y = A\overline{B} + \overline{A}B //$$

(v). XNOR Gate with NOR Gate:-



$$= \overline{A\bar{B} + B\bar{A}}$$

$$= \overline{(A\bar{B}) \cdot (B\bar{A})}$$

$$= (\bar{A} + \bar{\bar{B}}) \cdot (\bar{B} + \bar{\bar{A}})$$

$$= (\bar{A} + B) \cdot (\bar{B} + A)$$

$$= \bar{A}\bar{B} + A\bar{A} + B\bar{B} + BA$$

$$\therefore Y = AB + \bar{A}\bar{B} //$$

⑥. Implement, the boolean function $S = x\bar{y} + \bar{x}y$ with basic gates.

Sol: $S = x\bar{y} + \bar{x}y$




Fig: XOR Gate with Basic Gates.

⑦. Implement the Boolean function $z = xy + \bar{x}y$ with basic gates.





fig: X NOR Gate with Basic Gates.

SOP = $AB\bar{C} + \bar{A}B\bar{C} + A\bar{B}C + ABC$ = (Sum of product form)

POS = $(A+B+C)(A+\bar{B}+C)(\bar{A}+\bar{B}+\bar{C})$ = (Product of Sum form).

Combinational Circuits:



(i) Combinational circuit is a logic circuit which consist n -number of inputs logic gates, and m -number of outputs.

(ii) The output depends on present inputs only.

⇒ Half Adder

⇒ Full Adder

⇒ BCD Adder.

Binary Addition: MSB ↗ ↘ LSB = Least Significant Bit

| | | | | |
|------------------------|---|---|---|-------------|
| | 4 | 2 | 5 | |
| Most Significant Bit ↘ | 6 | 2 | 5 | |
| | 1 | 1 | 1 | |
| Carry bit (1) 0 | 5 | 0 | 0 | → carry bit |
| | | | | → sum |

$$\begin{array}{r} 1 \\ 0 \\ \hline 01 \end{array} \begin{array}{l} \text{Carry} \\ \text{Sum} \end{array}$$

$$\begin{array}{r} 1 \\ 1 \\ \hline 10 \end{array} \begin{array}{l} \text{Carry} \\ \text{Sum} \end{array}$$

$$\begin{array}{r} 1+1+1 \\ 1 \\ 10 \\ 1 \\ \hline 111 \end{array} \begin{array}{l} \text{Carry} \\ \text{Sum} \end{array}$$

| |
|----------------------------------|
| $0 + 0 = 00$ |
| $0 + 1 = 01$ |
| $1 + 0 = 01$ |
| $1 + 1 = 10$ |
| $\swarrow \searrow$ Carry Sum |

$$\begin{array}{r} 1110 \rightarrow 14 \\ (+) 1001 \rightarrow 9 \\ \hline 10111 \rightarrow 23 \end{array}$$

$$\begin{array}{r} 101011 \rightarrow 43 \\ (+) 111011 \rightarrow 59 \end{array}$$

$$\begin{array}{r} 1100110 \rightarrow 102 \end{array}$$

→ Truth Table

→ Boolean Function (o/p func.)

→ Implementation of o/p function with logic gates.

Half Adder:-

Half adder is a combinational circuit, which will add two binary bits.

(i) Truth Table

| Dec | I/P | | O/P | |
|-----|-----|---|-------|-----|
| | x | y | Carry | Sum |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 2 | 1 | 0 | 0 | 1 |
| 3 | 1 | 1 | 1 | 0 |

x & y are called i/p variables.

(ii) Boolean function & o/p equation



$$\text{Sum} = \bar{x}y + x\bar{y} \quad \downarrow \text{K-map}$$

$$\text{Carry} = xy \quad \downarrow \text{using Karnaugh-map}$$


(iii) Implementation of Boolean function with logic gates.

logic circuit:-

I/p available in both complements & true form.



(or)



Full Adder:-

It is a combinational circuit which will add three binary digits (or) bits.

No. of inputs = 3 (x, y, z).

No. of outputs = 2 (sum, carry).

(i) Truth Table

| Dec | Input | | | Output | |
|-----|-------|---|---|--------|-----|
| | x | y | z | Carry | Sum |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 |
| 2 | 0 | 1 | 0 | 0 | 1 |
| 3 | 0 | 1 | 1 | 1 | 0 |
| 4 | 1 | 0 | 0 | 0 | 1 |
| 5 | 1 | 0 | 1 | 1 | 0 |
| 6 | 1 | 1 | 0 | 1 | 0 |
| 7 | 1 | 1 | 1 | 1 | 1 |

$$\text{Sum} = \sum (1, 2, 4, 5)$$

$$\text{Carry} = \sum (3, 5, 6, 7)$$

(ii) Boolean function..

| x | yz | | | |
|---|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | | | 1 | |
| 1 | | 1 | 1 | 1 |

| xy | z | |
|----|---|---|
| | 0 | 1 |
| 00 | | |
| 01 | | |
| 10 | | |
| 11 | | |

(or) one shell

pair, Quad, Octet.

$$2^3 = 8 = 8 \text{ shells}$$

| wx | yz | | | |
|----|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | | | | |
| 01 | | | | |
| 11 | | | | |
| 10 | | | | |

two cells are said to be adjacent if they are differered by single bit composition.

| x | y | z |
|---|---|---|
| 1 | 0 | 1 |
| 1 | 1 | 1 |

| | |
|---|---|
| x | z |
|---|---|

| x | y | z |
|---|---|---|
| 1 | 1 | 1 |
| 1 | 1 | 0 |

| | |
|---|---|
| x | y |
|---|---|



| x | y | z |
|---|---|---|
| 1 | 1 | 1 |
| 0 | 1 | 1 |

| | |
|---|---|
| y | z |
|---|---|


$$\text{Carry} = xz + xy + yz$$

| x \ yz | 00 | 01 | 11 | 10 |
|--------|----|----|----|----|
| 0 | | 1 | | 1 |
| 1 | 1 | | 1 | |

$$\text{Sum} = x\bar{y}\bar{z} + \bar{x}y\bar{z} + xy\bar{z} + \bar{x}y\bar{z}$$



Full adder with two half adders



$$\Rightarrow A \bar{z} + \bar{A} z$$

$$= (x \oplus y) \bar{z} + \overline{(x \oplus y)} z$$

$$= (x\bar{y} + \bar{x}y) \bar{z} + \overline{(x\bar{y} + \bar{x}y)} z$$

$$= x\bar{y}\bar{z} + \bar{x}y\bar{z} + ((\bar{x}+y) \cdot (x+\bar{y})) \cdot z$$

$$= x\bar{y}\bar{z} + \bar{x}y\bar{z} + (xy + \bar{x}y) z$$

$$\text{Sum} = x\bar{y}\bar{z} + \bar{x}y\bar{z} + xy z + \bar{x}y z$$

$$\text{Carry} = z(x \oplus y) + xy$$

$$= z(xy + \bar{x}y) + xy$$

$$= x\bar{y}z + \bar{x}y z + xy$$

according to distribution theorem,

$$= x\bar{y}z + y(x + \bar{x}z)$$

$$= x\bar{y}z + y((x + \bar{x}) \cdot (x + z))$$

$$\downarrow x + \bar{x} = 1, \quad x\bar{x} = 0$$

$$= x\bar{y}z + y(1(x+z))$$

$$= x\bar{y}z + xy + yz$$

$$= x(\bar{y}z + y) + yz$$

$$= x((\bar{y}+y) \cdot (z+y)) + yz$$

$$= x(1(y+z)) + yz$$

$$= xy + xz + yz //$$

$$\text{(or)} \quad x\bar{y}z + yz + xy$$

$$= z(xy + y) + xy$$

$$= z((x+y) \cdot (y+y)) + xy$$

$$= xz + yz + xy //$$

① Simplify $f(w, x, y, z) = \sum (0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12)$.

soln

| | | yz | | | |
|----|--|----|----|----|----|
| wx | | 00 | 01 | 11 | 10 |
| | | 0 | 1 | 3 | 2 |
| 00 | | 0 | 1 | 3 | 2 |
| 01 | | 4 | 5 | 7 | 6 |
| 11 | | 12 | 13 | 15 | 14 |
| 10 | | 8 | 9 | 11 | 10 |

BCD Adder:-

BCD - Binary Coded Decimal

Binary code for Decimal digits.

i.e., 0, 1, 2, 3, ..., 9 is known as BCD code

$$15 \rightarrow 1111$$

$$35 \rightarrow 100011$$

$$15 \rightarrow 1111 \leftarrow \text{Binary Code}$$

$$15 \rightarrow 00010101 \leftarrow \text{BCD Code}$$

$$\textcircled{2} \rightarrow 0010 \rightarrow \text{Augend}$$

$$\textcircled{3} \rightarrow 0011 \rightarrow \text{Addend}$$

Table for BCD Adder :-

| <u>Dec</u> | <u>Binary Sum</u> | | | | | <u>Dec</u> | <u>BCD sum</u> | | | | |
|------------|-------------------|-------|-------|-------|-------|------------|----------------|-------|-------|-------|-------|
| | K | 2_8 | 2_4 | 2_2 | 2_1 | | C | S_8 | S_4 | S_2 | S_1 |
| 0. | 0 | 0 | 0 | 0 | 0 | 0. | 0 | 0 | 0 | 0 | 0 |
| 1. | 0 | 0 | 0 | 0 | 1 | 1. | 0 | 0 | 0 | 0 | 1 |
| 2. | 0 | 0 | 0 | 1 | 0 | 2. | 0 | 0 | 0 | 1 | 0 |
| 3. | 0 | 0 | 0 | 1 | 1 | 3. | 0 | 0 | 0 | 1 | 1 |
| 4. | 0 | 0 | 1 | 0 | 0 | 4. | 0 | 0 | 1 | 0 | 0 |
| 5. | 0 | 0 | 1 | 0 | 1 | 5. | 0 | 0 | 1 | 0 | 1 |
| 6. | 0 | 0 | 1 | 1 | 0 | 6. | 0 | 0 | 1 | 1 | 0 |
| 7. | 0 | 0 | 1 | 1 | 1 | 7. | 0 | 0 | 1 | 1 | 1 |
| 8. | 0 | 1 | 0 | 0 | 0 | 8. | 0 | 1 | 0 | 0 | 0 |
| 9. | 0 | 1 | 0 | 0 | 1 | 9. | 0 | 1 | 0 | 0 | 1 |
| 10. | 0 | 1 | 0 | 1 | 0 | 10. | 1 | 0 | 0 | 0 | 0 |
| 11. | 0 | 1 | 0 | 1 | 1 | 11. | 1 | 0 | 0 | 0 | 1 |
| 12. | 0 | 1 | 1 | 0 | 0 | 12. | 1 | 0 | 0 | 1 | 0 |
| 13. | 0 | 1 | 1 | 0 | 1 | 13. | 1 | 0 | 0 | 1 | 1 |
| 14. | 0 | 1 | 1 | 1 | 0 | 14. | 1 | 0 | 1 | 0 | 0 |
| 15. | 0 | 1 | 1 | 1 | 1 | 15. | 1 | 0 | 1 | 0 | 1 |
| 16. | 1 | 0 | 0 | 0 | 0 | 16. | 1 | 0 | 1 | 1 | 0 |
| 17. | 1 | 0 | 0 | 0 | 1 | 17. | 1 | 0 | 1 | 1 | 1 |
| 18. | 1 | 0 | 0 | 1 | 0 | 18. | 1 | 1 | 0 | 0 | 0 |
| 19. | 1 | 0 | 0 | 1 | 1 | 19. | 1 | 1 | 0 | 0 | 1 |

(i) Binary sum & BCD sum are the same up to 01001.

(ii) If there is a carry in BCD sum then binary sum and BCD sum are not equal.

(iii) In order to differentiate first 10 combinations with remaining combinations, there must be correction factor.

⇒ To differentiate last k combinations with first 10 combinations k must be 1. ($k=1$)

⇒ If, To differentiate the combinations 01010 to 01111 from first 10 combinations z_8 must be 1 and along with z_8 either z_4 to z_2 must be 1.

iv) From that correction we can have the following equation.

$$C = K + z_8 z_4 + z_8 z_2$$

| <u>Decimal</u> | <u>BCD</u> |
|----------------|------------|
| 0 | 0 0 0 0 |
| 1 | 0 0 0 1 |
| 2 | 0 0 1 0 |
| 3 | 0 0 1 1 |
| 4 | 0 1 0 0 |
| 5 | 0 1 0 1 |
| 6 | 0 1 1 0 |
| 7 | 0 1 1 1 |
| 8 | 1 0 0 0 |
| 9 | 1 0 0 1 |

① $f(w, x, y, z) = \sum (0, 1, 2, 3, 4, 5, 7, 8, 10, 12)$

Soln

| wx \ yz | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | 1 | 1 | 1 | 1 |
| 01 | 1 | 1 | 1 | 0 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 1 | 0 | 1 | 1 |

pair
Quad
Octet

| w | x | y | z |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |

$\overline{y} \overline{z}$

| w | x | y | z |
|---|---|---|---|
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

$\overline{w} z$

| w | x | y | z |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |

$\overline{x} \overline{z}$

| w | x | y | z |
|---|---|---|---|
| 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 |

$\overline{x} y \overline{z}$

$$f(w, x, y, z) = \overline{y} \overline{z} + \overline{w} z + \overline{x} \overline{z}$$

② $f(w, x, y, z) = \sum (0, 3, 4, 6, 7, 8, 9) + \sum_d (5, 10, 14, 15)$

Soln \sum_d అంటే d-don't care ను \times చూపిస్తూ indicate చేస్తాము.

| wx \ yz | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | 1 | 1 | 1 | 1 |
| 01 | 1 | X | 1 | 1 |
| 11 | | | X | X |
| 10 | 1 | 1 | | X |

| w | x | y | z |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |

$\overline{w} \overline{y} \overline{z}$

| w | x | y | z |
|---|---|---|---|
| 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |

$w \overline{x} \overline{y}$

| w | x | y | z |
|---|---|---|---|
| 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 |

$\overline{w} y z$

| w | x | y | z |
|---|---|---|---|
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |

$$\therefore f(w, x, y, z) = \overline{w} \overline{y} \overline{z} + w \overline{x} y + \overline{w} x + \overline{w} y z$$

$$(3) \cdot f(A, B, C, D) = \sum (0, 1, 2, 3, 5, 8, 11) + \sum_d (4, 10, 13, 15)$$

Sol

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | 1 | 1 | 1 | 1 |
| 01 | X | 1 | | |
| 11 | | X | X | |
| 10 | 1 | | 1 | X |

| A | B | C | D |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 |

$\overline{B} \overline{D}$

| A | B | C | D |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |

$\overline{A} \overline{C}$

| A | B | C | D |
|---|---|---|---|
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |


$\overline{B} C$

$$\therefore f(A, B, C, D) = \overline{B} \overline{D} + \overline{A} \overline{C} + \overline{B} C //$$

Pair \rightarrow one variable will be eliminated.

Quad \rightarrow Two variables will be eliminated.


Octet \rightarrow Three variables will be eliminated.



$$C = K + 3_8 \cdot 3_4 + 3_8 \cdot 3_2$$

Latches & Flip-Flops:-

Latch: It is 1 bit memory element.



Sequential circuit.

⇒ It is combination of combinational circuit + memory elements


⇒ o/p depends on present i/p past output

Combinational circuit.

⇒ It is combination of logic gates 'n' number of i/p's and 'm' number of o/p's.

⇒ o/p depends on present i/p.

⇒ No memory element.



⇒ Memory elements store 1 bit of information,
⇒ present o/p depends on present i/p as well as past o/p

State or Status: At any given time the information stored in the flip-flops or latch.

Asynchronous sequential circuit ⇒ memory elements latch

Synchronous sequential circuit ⇒ memory elements flip flops

NOR Gate

| | | |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |


NAND Gate

| | | |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

⇒ For NOR Gate if any one i/p is 1 then o/p will be zero irrespective of other i/p.

⇒ For NAND Gate if any one i/p is zero then o/p will be 1 irrespective of other i/p.

Latch ⇒ Cross coupled NOR Gate (or) NAND Gate.




SR Latch with NOR Gates.

⇒ +ve logic

| S | R | Q | \bar{Q} |
|---|---|----------------------------------|-----------|
| 1 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 1 |
| 1 | 1 | Indeterminate or Forbidden | |

⇒ in such a way that ⇒ remember that


⇒ depends on the situation ⇒ that also you need to consider.




SR Latch with NAND Gates.

| S | R | Q | \bar{Q} |
|---|---|----------------------------------|-----------|
| 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 1 | Indeterminate or Forbidden | |

⇒ -ve logic



SR Flip Flop CP is always 1.



CP = Clock pulse ⇒

| $Q(t)$ | S | R | $Q(t+1)$ |
|--------|-----|-----|---------------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | Indeterminate |

Characteristic table or Truth Table

$\Rightarrow Q(t)$ represents present o/p

$\Rightarrow Q(t+1)$ represents next o/p.

(i) When clock pulse (CP) is 1 then the latch produces o/p.

(ii) When CP is '0' then the latch will not produce any o/p.

| | | | | | | | | |
|--------|----|---|---|---|---|---|---|---|
| | SR | | | | | | | |
| $Q(t)$ | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 0 | | | | 1 | | 1 | | |
| 1 | 1 | | | X | | 1 | | |

| | | |
|--------|-----|-----|
| $Q(t)$ | S | R |
| 1 | 1 | 1 |
| 1 | 1 | 0 |
| 0 | 1 | 1 |
| 0 | 1 | 0 |


$$\begin{array}{r} 1 \quad 0 \quad 0 \\ 1 \quad 1 \quad 0 \\ \hline Q(t) \quad \bar{R} \end{array}$$

$$\therefore Q(t+1) = S + Q(t) \bar{R}$$

It is characteristic equation.

⇒ For Flip-Flop there is clock signal.

⇒ For latch there is no clock signal.




Symbol for SR flip-Flop.

Draw back of SR Flip-Flop

⇒ When both i/p are 1 (i.e., $S=1, R=1$) then the o/p will be indeterminate state (undefined state), (or) forbidden state.


⇒ To avoid the drawback of SR FlipFlop, JK FlipFlop is used.

JK-FlipFlop



clock pulse (CP) is always one (1).

| $Q(t)$ | J | K | $Q(t+1)$ |
|--------|---|---|----------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |



| $Q(t)$ | J | K | $Q(t+1)$ |
|--------|---|---|----------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |


$\phi(t)$ JK

| | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 0 | | | 1 | 1 |
| 1 | 1 | | | 1 |

$$\begin{array}{r} 9 \ 1 \ 0 \\ 0 \ 1 \ 0 \\ \hline \end{array}$$

$$\begin{array}{r} 100 \\ + 100 \\ \hline Q(t) \quad K \end{array}$$

$$Q(t+1) = \overline{Q(t)} J + Q(t) K \leftarrow \text{characteristic equation}$$




Symbol for JK Flip Flop

Drawback of JK Flip Flop

Race around condition:

When clock pulse is having large width and $J=1$ and $K=1$, then the o/p of JK FlipFlop oscillate between '0' and '1' this situation is known as "Race around condition."



D-Flip-Flop:-




| $Q(t)$ | D | $Q(t+1)$ |
|--------|-----|----------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

same o/p.

$D = \text{Data FlipFlop.}$



Symbol for D FlipFlop.



1. $Q(t+1) = D \leftarrow \text{characteristic equation}$

Shift Registers and Counters:-

Register:-

- (i) It is a group of flip flops each store 1 bit of binary information.
- (ii) n-bit register will have n-number of flip flops.

Shift register:-

It is a register capable of shifting binary information held in each cell to its neighbouring cells in a selected direction.

Counter:- Counter is a register that goes through pre-determined sequence of binary states.

- (ii) n-bit counter will have n-number of flip flops and counts '0' through $2^n - 1$.

Shift Register:




Fig: 4 bit shift register.

shift right operation.

Counters:

There are two types of counters

- (i) Ripple counter (ii) Synchronous counter.

| | | | | |
|----------------------|----------------------|----------------------|----------------------|-----|
| 0 | 0 | 0 | 0 | → 0 |
| 0 | 0 | 0 | 1 | → 1 |
| 0 | 0 | 1 | 0 | → 2 |
| 0 | 0 | 1 | 1 | → 3 |
| 0 | 1 | 0 | 0 | → 4 |
| 0 | 1 | 0 | 1 | → 5 |
| 0 | 1 | 1 | 0 | → 6 |
| 0 | 1 | 1 | 1 | → 7 |
| 1 | 0 | 0 | 0 | → 8 |
| 1 | 0 | 0 | 1 | → 9 |
| <u>A₃</u> | <u>A₂</u> | <u>A₁</u> | <u>A₀</u> | |

MSB

LSB = Least Significant bit

Most Significant Bit

Logic-1:-


- (i) A_0 is complements for every clock pulse.
- (ii) A_1 is complements when A_0 changes from '1' to '0'.
- (iii) A_2 is complements when A_1 changes from 1 to 0.
- (iv) A_3 is complements when A_2 changes from 1 to 0.

Logic-2:-


- (i) A_0 is complements for every clock pulse.
- (ii) A bit at particular position will be complemented if at all all the bits in the previous positions must be one.

Ripple Counter:-

Logic:-1



Binary Synchronous Counter



| A ₃ | A ₂ | A ₁ | A ₀ |
|----------------|----------------|----------------|----------------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |

Micro Controller


Embedded system is a combination of Hardware & software.

(i) It is small computer which consists CPU, Memory, I/O ports...etc.

(ii) Applications

- Home appliances
- Industrial
- Agriculture
- Defence.

⇒ 8051 Micro Controller block diagram



INT-0 → Interrupt-0

INT-1 → Interrupt-1

CPU → Central Processing Unit

TXD \rightarrow Transmit Data

RXD \rightarrow Receive Data

OSC \rightarrow oscillator.

I/O \rightarrow Input/Output

RAM \rightarrow Random Access Memory.

ROM \rightarrow Read Only Memory. \leftarrow constant

\Rightarrow 8051 micro controller was developed by INTEL in 1981.

\Rightarrow It is a 8-bit micro controller.

\Rightarrow 12 MHz clock signal.

\Rightarrow 2 timers they are 16-bit

ROM \rightarrow 4Kb

RAM \rightarrow 128 bytes.

CPU:

It is like brain of micro controller, which monitors and performs various tasks of the controller.

Memory: Memory two types

(i) ROM - 4Kb (It is fixed).

(ii) RAM - 128 bytes.

ROM: The manufacturer will program the ROM.

RAM: The user can program the RAM.

I/O ports:

There are 4 I/O ports.

Through these ports external (or) peripheral devices will be connected.

$\updownarrow \Rightarrow$ Bidirectional

$\downarrow \Rightarrow$ unidirectional

Serial Port:-

In order to transmit (or) receive data serial port will be used.

Timers:-

It is having two timers each has 16 bit.

To find out pulse width (or) interval a timer will be used.

BUS:-

Group (or) Collection of wires.

It acts as a channel (or) medium b/w different blocks.

→ Address bus - 16 bit (16 wires)

→ Data bus - 8 bit (8 wires)

OSC:- Oscillator

To generate clock signal frequency.

Interrupts:-

To hold the current program and to run some other program the interrupts will be used.
