unit to Micro Paro ce 850 915-I

8085 microparocesson Review (boriet details only),
8085 microparocesson, functional Dragmam, registery
8086 microparocesson, functional Dragmam, registery
8086 microparocesson, functional Dragmam, registery
8086 microparocesson, functional Dragmam, registery
8086, Plag registery of 8086, Pin dragmam
60086, Phinimum modes of 8086, Pin dragmam
60086, Phinimum mode & Manimum mode operation
60086, Phinimum in 8086,

18085 Micro Mocessons

The military of electronic logic circuit many factured using term consists of registers on ALU Alipshops logically consists of registers on ALU Alipshops and timing & control Charustro.

* All meropolocessons work using Von rilewmonAnchitecture. In this architecture the CPU on
polocesson fetches instructions from memory decode
It and generates appropriate control stand
and fingly executes it.

* The program is stored in consecutive memory borattons. The enecution steps are repeated for all the instructions of the program. Whitell execution is terminated by hard warp on softwarp.

VLSI= Very Large Scale Integration-

* Intel 8082 of an 8-6st microparocestory.

Many factured by intel composition and 95 monthly called a general purpose 8 bit process.

* A macoportocessoon system consister of 3 functional blocks.

=> Centeral processing 4997. (CPV)

= Input & output unity. (IO Unit)

7 Memory unito. (MU)

RAM-Read Only Memory

RAM-(Random Access Memory).

The control of p

onPt

J8086 Machobaloceron featurers

(9) 16 bit ALU

(m) 16 184 data bus

(PM) 80 bet add ness bus

(84) 14 sinteen bit registers

(v) 16 bit flag register.

(ii) Intel Cosposiation Manufactured This micro processos (Mr). (Mp).

(480) Rech en instruction set

(visi) Instruction byte rquere prosent.

(Bx) Clock - frequency 5 MHz-10 MHz

(x) Ho-pin Intergrated charcust DIP stauture.

Registral Carganisation of 8086 Mis-

There are two types of registers present 8086 microphocesson.

(1) Greneral pulpose Registers.

(18) Special purpose neglister (in segment registers.

General Purpose Registers:

Greneral purpose registers are in execution unit (Ev). These are ergul 16-6st registers and one used to store temporary data in disterent operations in micro perocessor. 8086 has the following eight general purpose registers.

Ax	AH	AL	
BX	BH	BL	
CX	CH	CL.	
DX	DH	DL	
	SP		
	BP		

Ax is generally used tog alithmetic (or) logical instanctions.

BX:- This is another register pair comisting of BH and BL. This is used to store the halfsel Values.

EX: CX is generally has counter register. It has two parts (H and CL for different looping and counting purposes.

DX: This is data register. The two parts are DH and DL and can be used in multiplication and division input, output addressing.

SP's stack pointer points the top most element of the stack.

BP:- Base pointed is 16-bit register used to hold the half set address of the data to be read from (on) Extrem cases written into the stack segment.

SI: Sounce Index oregister ps used to hold the half set address of sounce data in the data segment, while executing storing pretonuctions.

DI: The destination index register is used to hold the half set address of the destination data in extern segment; while executing stong string string.

THE STATE OF THE S

Ţ.	cs	
	-bs	
	SS	-
-	ES	
-11	IP:	2,-

Segment Registers

There are H segment registers (CS, DS, SS, ES)

In 808.6 BIU-Bus Interface Unit. The function of these


THE AT INCHANTOR

registers is to indicate the starting coo base address of the code segment, data segment, stack segment, respectively in the memory. The code segment contains the enstructions of a paragram and data segment the data food a paragram. The stack holds the stack of the paragram, which is needed while executing the call and return instauctions and also to handle enterupts with extens segment is the additional data segment that is used by some starting enteruptions.

8086 Anchitecture:

10H * CS + IP ... PAR E ... 10H + CS + IP

1. Popeline Stoucture.



The complete architecture of 8086 can be divided into 2 parts. (") BIU-Bus Interface Unit (FDEU-Execution Unit.

The BIU contains the circuit for physical address calculations and a free coding protocution byte queue (6-byter long).

The BIV makes the system bus stonals available for enternal interfacing of the act device and prentphenals including memory up bus.

The Protouctions from the queue one taken for decoding sequentially, once a byte is decoded the queue in recoveraged by pushing it out.

with forms a decoded Executions concurrently.

Thus BIU along with EU (execution unit) to most a probline.

Register Onganization: (29Me as provious).

Flag Registers: (same as explanation of all slags).
The tening and content anit deriver the necessary control signals to execute the sustanction opcode secessary the sustanction opcode secessary the sustanction opcode secessary the sustanction opcode control signals to execute the sustanction opcode secessary the sustanction opcode control signals to execute the sustanction opcode of the sustanction.

(90) The EU may page the nesults to the BIU for stooning them in memory. Flag Registers in 8086 Microphoce 407:-DIS DIY DI3 DI2 DII DIO D9 D8 D7 D6 D5 DY D3 D2 D1 D0 SZ \mathcal{I} T DI The slags in the slag step ster can be classified into status flags and control flags. The stags CF (Cy) (Carry Flag), PF, AF, ZF. SF and OF one called status flags as they indicate the status of the result that is obtained after the execution of an arithmetic of (on logic instauctions. The flags OF, IF and TF one called control flags. as they control the operation of the CPU. The function of these as follows. or stongs sit CF (Carry Flag): CF becomes set after an 8-bit (on 16-69+ addition (a) the parson after an 8-6it (a 16-6it subtraction. PF (Paraity Flag): If the lower 8-bits of the right have an odd paranty then PF is set to o'. Otherwise it is set to '1'. (i.e, even paranty) AF(Auxi livery Coory Flag): AF is set when the covery after addition (on

parsion after subtraction of the both on the both position - 3. This stag is used by the DAA and DAS instruction to adjust the value in AL asteria BCD addition (on subtraction.

DAA = Data After Addition.

DAS = Data After Subtraction.

DAS = Data After Subtraction. ZF(Zeno Flag):endicates that the originate of an anothmetic Explosical operation 95 0. It ZF = 1, the great Ps 'O'. If ZE=0 the result go not 0'. SE(SPgn Flag):-SF holds. the aggrametic sign of the great rafter an arithmetic ion éogic instruction is executed.

If s=0!, the sign bit is o', the result is +ve. TE (Tonap Flag):-

95 S=Q, the result 95 -ve.

TE is used to debug a porogram using the single step technique. If TF is set TF=1 the 8086 gets interophpted-After execution The sign door of each instruction in the papogram. If TF 95 cleaned TF=0 the debugging is disable.

DF (Direction Flag): Incorement mode (or decomment mode for the DI (00 SI segister during the execution of staring instanctions.

D=0 pregionten progremented. D=1 régister de coremented.

The stag set on deared using STD and CLD

IF (Interrupt Flag):-

It contorols the operation of the INTR (Interrupt) Pint of the 8086. If IF=0 the INTR pin is disabled and if IF=1 the INTR pin is enabled. The flags can be set and clear using the STI and CLI instruction

OF Over flow flag):

Signed -ve numbers one represented in the 21's compliment form. In the microphycusion, when signed numbers are added (or subtracted an overflow may occur. An overflow indicates that the result hap exceeded capacity of the machine.

Desine opcode and operando in the 8086

Opcode:
Opcode:
Opcode for Operation en code field which indicates the type of the operation to be performed by the CPU.

Operand in the information to data by which copy executes the informations.

what Ps meant by addoressing modes?
Explain sequential slow engtonections and control
tolansfest institutions with examples.

Addarssing modes indicates a way of locating data (on operands depending upon the clata types data in the instruction. There are disserent addressing modes. Any instruction may belong to one (on mose of the addressing mades

Addressing moder describe the type of the operands and the way they were accessed by executing an Portouction.

According to the flow of instruction execution the instructions may be categorized. Sequential

control flow instry ctions:

These age the instanctions each after execution to anstern control to the next enstanction appearing ammediatly after it. i.e., in the sequence in the paragram.

Er: AsiPhmetic logical, data toronsfer and porocessory contorol protections. espe sequented control flow instructions.

Control Tolong for Instruction in

This instructions transfer control to some predething address some how defined address some how specified in the instruction after their execution.

INT, CALL, RET and JUMP instructions.

3) List various addycessing moder in 8086- pap Mp with examples. & sole there are mainly a types of addressing mod, (6) sequential Contorol Transfer Addressing moder (in Control Transfer Addressing moder Sequential Control Transfea Add reasing 190der: (1) Immediate Addressing trode: In this type immediate data is a part of Englanction and appears in the form of successive byten. ENS MOV AX, .00054 (8) Direct Addressing 190des In this addressing mode a 16-bit memory address offset is directly specified in the instruction as a part of it. 5. Mov AX, [5000H] Here we data regider in a memory location (111) Register Addressing Mode: i in the data segment In register addressing mode, whose effective the data is stored in a address may be register and it is preserved computed using south using the particular oregister, and content of. ENS MOV MA AXIBX. Ds as regment address the affective address of

10H * DS + 5000H.

(b) Register Indirect Addressing Modes
In this data (on operand is determined in an indirect way using the obset register. This is indirect way using the obset register. This is neglister indirect. mode in this obset address of data is either Bx. The default segment is of data is the effective address of data is 10H * DS + EBXT.

G: MOV AX, [BX]

(v) Indexed Addressing Mode:

In this addressing mode offset of the operand is stored in one of the index registers one DS on ES.

SI (n) DI. The default segments one DS (n) ES.

The effective address is 10H + DS + [sI]

g: Mov AX,[SI]

(v) Register Relative Addressing Mode:
The effective address Po formed by adding 8 (00 16-bit displacement with the contents of any one of the registers.

50 MON AX, 50H[BX]

The effective addoness so 10H * DS + 50H +[BN]
Will Based Indened Addressing Mode:

The effective address of data is formed in this addressing mode by adding content of a base register to the content of index register in the content of index register.

The default segment neglited Es & DS. Sio MOV. AX, [BX][SI]. (vim Relative based Indexed: m. The effective address is formed by adding 8.00 16-69t displacement with some of contents of ony one of the bose negisten and any one of the Ender negister

Effective add ress & 10H * DI + 20H + [BX] + [SI] Control Transfer Instructions

In this the addressing moder depend upon wheather the destination location is within the same segment (or) a dissertent one. There are 2 types of conterol toponyfeon installation.

(9) Intola Segment And Indenort TI > Indirect Intra Segment-An (8) Integ segment AM _____ Disject Integ segment AM _____ Indisject Integ segment Am

Disject Into Segment AM: In this mode control is to be trianglaned, lien in the same segment and appears directly in the instruction of an immediate displacement value. It des placement is of 8-69 ts. 1881. We. term as short jump. If it is 16-6its, it is termed on long jump.

Indepect Intra Segment Am:Indepect Intra Segment Am:In thes mode the displacement to which the control
is to any borsed in the same segment. But it is
passed to the instruction indepectly.

project Inter Segment AM:
In this segment the address to which the control
in this segment the address to which the control
is to be togensoned in a disserent segment.
i.e, one code segment to the another code segment
i.e, one code segment to the another code segment
Here, another ode siment and IP of destination address
are specified disjectly in the instruction.

Indispect Inter segment Amo In This also the address to which control is to be townstored, lies in a different segment and it is passed to the instruction indirectly.

The contents of disserent eneglisters are given below. And the effective addressess from disterent AMS.

Ottset desplacement = 5000H

[4x] = 1000 H (2) = 3000H

[BX] = 2000H [DI] = 4000H

[BP] = 5000H [CS] = 000H

[SP] = 6000H [DS] = 1000H

[SS] = 2000H

[IP] = 7000H

Sole (1) Direct: 190V AX, [5000H]

EA (m) phy. add = 10H x DS + 5000H

= 10H *1000 + 5000

= 15000H

(18) Register India ect: 1900 Ax, [BX]

EA con phy.add = 10H * DS + 8X

= 10H * 18000 + 3000

= 19000 H

(18) Register Relative: 1900 Ax, 5000 [8X]

EA = 104 * DS + 5000 + BX= 104 * 1000 + 5000 + 2000= 170004

(80) Based Indexed: MOV AX, [SI][BX]

EA = 10 H * DS + SI + BX

= 10 H * 1000 + 3000 + 2000

= 15000H

(V) Relative Based Indexed AM: MOV AX, 5000H [BX][SI]

EA = 10H * DS + 5000H + BX+5 F
= 10H * 1000 + 5000H + 2000 + 3000
= 1 A000 = Henalecimal

biu grad kam of 8086 Wins bolocessod:

Minimum Mode

	a migration of the contract of
GND =1	40 PVCC
ADIO FIZ	39 = AD15
ADB E 3	38 7 4016/23
4015 A	4D FICH
ADn d 5	36 H 4D18/ 55
Apro 76	35 ADIA Se
100 E 7	34 FIBHE ST
408 E 8	33 JMN MX
A07 = 9	32 7 RD 31 7 RQ / 61TO (HOLD)
A P6 = 10	120111
105 911 8086	475618
APY 9 12	29 1 LOCK (WK)
AD3 = 13	28 52 (M(TO))
MP2 4 14	27 D F (DT R)
AD1 415	26 7.50 (DEN)
AD0 = 16	25 7 PSO ALE
NWI I II	ATMI DE PL
INTR F 18	23 I TEST
CLK = 19	22 I READY
GND = 20	PL RESET

The micro processon - 8086 is a 16-bit CPU.

available in 3-clock states (5,8 and 10 Megal)


and 40-pin plastic packages.

8086-Operater in single processor (min mode)
con multi-processor max mode configurations
to achieve high performance.

8086 signals can be categoglized in to 3-goloups.

(i) The signals having common function. in min
or well an max mode. (1 to 23 & 33 to 40).

The signals which have special dun ctions tog (2) The (in) The signals which have special Lunctions by Max mode (24 to 31) Angwer Recorded . (3) Minimum Mode: Timing diagram for nead cycle (Timping dlagram bog menemum mode). ADD) Data DTE



In the min mode all the control signals are given out by the micro processor chip it self. It was not by the micro processor in the min the min mode is a single micro processor in the min mode mode system. The working of the min mode mode system. The working of described by about configuration system can be described by about timing diagram for read cycle and for write yile.

The gread cycle begins in T1 with the assertion of the address eatch enable (ALE) signal and of the address eatch enable address is latch on the local buy dwing T1 state.

The BHE and A signals are address low high on both byter. From TI to TH M To signal indicates a memory on IO operation.

At Tz the address is nemoved from the local bup and is sent to the output.

RD goes low the valid data is available on the data bup for the address device.

A surite cycle also begins with the assertion of ALE. In this the data nemains on the bus untill widdle of TH. So, the WR becomes active at the begining of Tz.

Maximum mode timping diagram door stead cycles

CIK

ALE


Thattive Arthur

Appl STATUS BHE Angalia 52-53


Appl Data Ab-Pa DIS-Da

MRDE

DEN =



ISR = Interrupt service poutine



(i) Whenever a number of devices introdupt of cpu at a time and if the parocessor is able to handle them peroperly, it is said to be multiple interrupt perocessing capability.

AINI Pub IMN suid theresty one 9808 UT W The NMI is Non Maskable Interrupt input pin which means that any interrupt neglest at NMI Priput can not be marked con disabled by any means, 9

In The INTR however may be marked using the interrupt flag. The INTR ID of ooff. [256 types. P.e 00 1:255]

the vacate they

Stalke twie of Interrupt Vector Table:

	258 20	0000 : 0000
Type-o of	JSR S !	0000: 0002
TO A CT		0000:0004
Type-4	TSR CS	0000:0006
7.00-2-	ISR IP	0000:0008
Type-2	ISR CS	0000: 0004
	756 -36	0000:0000
Type-3	23 k CS	0000:000 €
5.04	ISR IP	0000:00010
Type-4	FSR ES	70000:0012
;		d 4 1-1-10 /d-1.
No.	ALC: NAC.	Tri I Brahami and
. 60	The Armed	1
Type-N T	ISR IP.	10000:004N
, N	TSR CS	0000:00 (4N+2)
	1	_ :
	40 100	
. 10		11/2/2000
	- \	0000; 03 FC
TAR EFH !	1 Call is	0.000: 03 FE
Type FFH.	-!	0000: 03FF

If more than one type of INTR (Interrupt)
occurs at a time then then external chip called
programmable interrupt controller is required
to handle them.

in ISR's one the phygrams to be executed by a interprupting the main phygram execution of CPU. After execution of ISR, the main phogram continuous its execution durither from the point of which it was interrupted.

to there are a types of enterrupts

represent any apprehing betweenest as south

Ex:- A key bard interrupt

Internal Interrupt:

The is generated internally by the procession
circuit (on by the execution of an enterrupt
enterrupt

Ent Druble by zero, Over How Interrupt, INT Prytouction execution.

(40) Interprept vectory is a memory block, which contains address of ISR, the gon oup of interprept vectorys which age storted in a table form is called interprept vectory table.

(viii) The 3 sources of Potentrupts. for 8086 =) Hardware Interrupt: Signal applied to NMI, INTR pins.

- executing first greates es

Divide by zero erroz, Overflow-