Miloso por cessor

Micolo por ce

(vm) Flag Manppulation Installation.
(vm) Flag Manppulation Installation.
The 8086 [8088 installations one categorized into

The 8086 [8088 instructions all cardinal the follow Prog main types. This section explains the function of each of the instructions with suitable examples wherever necessary.

(1) Data Copy Transfer Instructions:

This type of instructions are used to transfer data from source operand to destination operand. All the story move, load, exchange, input and output instructions belong to the category.

All the England Logical Instructions:

All the England constructions person ing allth metic, logical, encountent, decrement, compasse and son entranctions. belong to this category.

These instructions transfer control of enecution to the specified address. All the call from printerrupt and return instructions belong to this class.

(in) Loop Instanctions;

If the k instructions have REP paredix with cx used as count register of they can be used to implement unconditional and conditional loops. The LOOP, LOOPNZ and LOOPZ instructions belong to this category. There are useful to implement dissertent loop structures.


(v) Machine Contorol Instaguetions:
These instaguetions contorol the machine status,
NOP, HLT, WAIT and LOCK instaguetions belong
to this class.

(vi) Elag Manipulation Instructions;
All the Protonuctions which disjectly affect
the flag siegistes, come ander this group of
instructions. Instructions like (LD, STD)

CLI, STI, etc. belong to this category of systemetic Con shist and Rotate Instructions:

These installations Private the bitwise shifting (on alotation either distriction with (on colthout a count in cx.

Win staring Instructions in These instructions involve various citating manipulation operations like load, move, scan, compare istory e jetc. These instructions are only to be operated upon the starings.



the internal architecture of 805/ is represent

Thes may be act of operand register either in may be specified in the influence There is on chip special function register.

This register is used to stone or of the operands for multiply and division instruction and consided as special function neglister.

(in PSW (Porog xam Statur) word;

The sect of stage contains the statur indeposition

and not seem considered as one of the

special Lynction registes.

moremented before the data is stoned on to the stack group pully pope in any uctions. This stack of ontain 8-bit stack top address.

(v) DPTR (Data Pointey):This is 16 bit negister contains a
Nigher byte DPH and lower byte DPL of a
16 bit external data RAM address.

most 0 to 3 Latcher and Drivers pairs one these 4 latcher addrivers pairs one alloted to each of the 4 on chip IO ports. These latcher have been alloted addressess. The special function tregister, using the allowted addressess. The user can communicate allowted addressess. The user can communicate allowted addressess. The user can communicate and edentified as Po. Pr. P. P. and P.

serial Duta Byther; (a) Transmit Busser; which this constituting of (a) Transmit Busser; which parallel in serial out (PISO) or necessary a parallel in serial out (PISO) oregister. (b). Receive Butser; This is a serial in parallel out tregister. (SIPD)

The two 16-bit registers can be accessed or there dower and upper bytes tho, thio' TLO, THO box register o'.

ly TLA and THA stepstesents lower and higher bytes of timing stepsistes 1.

(1) Contorol Registers of Strand Register IP, IE; FMOD,
The special function and P-COM contain control
and status on Brammation for cherrupts.
Timers | Counters

20 at 818000 for in 1920

By and protection were pure and

(x) Timing and Contorol Unit

Thes desirves all the necessary timing and contorol signals enequired for the internal contorol signals enequired for the also derives operation of the circuit. It also derives control signals enequired for controlling the external system bus:

(xi) Oscillator:
The circuit generater the basic timing clock signals for the operation of the circuit using the constal oscillation.

Instanction Register:-

This register decoder the opcode of an instruction to be executed and gives information to the timing and control unit to generate necessary signals for the execution of the instruction.

Epromiand parogram address Registering This provide onthip Eprom and mechanism to internally address it.

RAM and RAM address neglister:

This block perovide internal 128-bytes RAM.

and a mechanism to address it internally.

ALU:-

The Asithmetic and Logic Unit performs 8-69t asithmetic and logical operations over the operations held by the temposiasy steps (temp-1 and temps But user can not access these temposiasy steps

SFR Register Bank;

SFR = Special Function Register,

This is a set of SFRs, which

This their respective addresses

This their respective addressers, which lie in the grange 80H to FFH.

Finally the interrupt, scalad post and times units control and perform their specific units under the control of timing and control functions under the control of timing and control

unit.

moder.

Me (9) Disrect Addrewing Mode

(8) Indirect Addressing Mode

DIRZ

(m) Registed Add ressing mode

(Pv) Regaster Specific Addressing Mode

W Immedrate Addoressing Mode

(1) Indexed Addressing Mode

Direct Addressing Mode:

In this the openands are specified using the 8-bit address field in the protonuction Format only. address field in the protonuction on dispersely address. Internal data RAM and SFRs can dispertly address.

5:- MOV Ro, 89H.

Here 89H 95 address of a special function register.

TOOL FI, A VOI

JHO:5

In this mode of addressing the 8-bit address of an openand is stored in a register and the 8-bit address is present in a register in is specified in the instruction the register is and R, and R, of the selected bank of register on SP can be used as the address registers. For storing the 8-bit address . The address register for 16-bit address can only be data pointer (DPTR

Register Add ressing Mode:

En this addressing mode operands are stored in the registers of Ro-R_ of the selected register bank one of these 8-registers

Ro to R_ Ps specification field of the expende bornat.

Signation of the expende bornat.

Register Speciatic Instruction Addressing Mode:

In this type of instructions the operand

implicitly speciated using one of the register

Ex: RLA

(ROL).

This instruction rotates accumulated content left.

Immediate Addressing trode;
In this an immediate data that is a constant is specified in the instanction after the opcode byte. Fu: MOU A, # 100H

Indexed Addonessing Mode: Only perogenom memory accessed using this addressing mode is used in 8051 mode. This addressing mode is used in 8051 mode. Look up table manipulations. program counters and DPTR are allowed 16-bit storage steers. These point to the base of lookup table and the accumulator registery contents a code to be converted using look up table. go MOU CA, @ A+DPTR IMP @ A+DPTR 1 Descopibe Phytoguetton set of 8051 sile (8) Data Copy Instanuction (on Data Tajansfear Instanuction (1) A sith metic Instanction notsuret ent pospod (iii) (iv) Boyanch Instaluction (v) Bit Parocessing Instaluction Data Copy Instruction: Data tolanded instanctions move the content of one register to another. The register content of which is moved remains unchanged. If they have suffix X' xiffix is MOV X The data Por exchanged with external memory. SI- MOV A, Rh MOU @ DPTR, A

MOV A, QR?

MOU @DPIRIA
This indicates accumulator to external RAM 166,
address.

Asilly metic Instructions
This people ams several basis operations such as addition, subtopaction, division, multiplication etc.
After execution of this instructions the result is stored in the first operand.

The result of addition A+Ry will be roomed in the accumulator.

INCA.

INCR

Logical Enstatuctions.
These performs logic operations upon coarerponding bits of two aregisters _ AND, OR, X-OR.
etc. (on logic instanctions. After execution the aresult. is stored in the first operand.

ENS ORL A, @ Rg.

o XRL A: Rn. = X-OR register to accumulate personmed by ther instanction

Boyanch Instauction:

In the boyanch enstauction

Onconditional jump:

Upon their execution of a sump to a

new location from where the payogram

ontinuous execution is executed.

ontinuous execution is executed.

This is a jump to a new paragram location is executed only if a specified condition is met. Otherwise the paragram nonmally paraceeds with the next existinction.

With the next existinction.

A call address 11.

[Absolute subsponting call Thong submative (all)]

L call address 16

MOP (No operation).

Bit Processing Instruction:

Simplan to logic instructions bit oriented

Simplan to logic instructions bit oriented

instructions perform logic operations. The difference

is that these age performed upon single bit.

G: CLRC (Clear Covry flag)

SETBC (Sets Coerry flag)
CPLC. (Complement the coerry flag).

8051 TO posits and memosy organization:

The 8051 miles conterolled has 4 IO posts distributed and latches. In this each post is of 8-1st and this is configured as input and output posts. By this there is 32 input output posts, by this there is 32 input output pins allowed to the miles contolled to be onnexted with the phesipheral desires. The pin and be configured as "one for input and "zero" by op

as the logge state.

Memony Onganization:

The memory of organized loggically into paragram memory and data memory separately. The technique of organizing paragram and data memory with separate physical addressess is called Harward Architecture.

The paragram memosy is stead only type, the data memosy is organized or stead, will memosy again paragram and data memosyies can be within the chip (or outside.

Perogram

Perogram

Memory

Internal External

HKB 64 KB

Gram

128 byter 64 KB

Intel 8051 has 128 bytes of RAM, MKB of ROM within the chip.

The address bus of 8051 95 60 bits wide. So, it can access 216 = 64 kB of memory in program and in data.

1: BRUFFIN

A used can configure program memory 4 KB, 60 KB enside and outside despectively en the chep. Internal data memory accessed with 8-bet address and external data memory with 16-bet address and external data memory with 16-bet address. So, the maximum data memory that can be connected to the 8051 system es 64 KB.

Peroceduser and Maceros

Prioceduse and Macros age two concepts in assembly language priogramming.

Macros &

Macro is a set of instructions and small in Macro is a set of instructions and small in Macro is a set of instructions and small in Macro is a set of instructions and used where in the program by its name and used where in the program by its name and used where in the program by its name and used multiple times when ever regulared with the help of macro. These are not below call-return method. Assembled directive MACRO is used to define macro, ENDM used after completion.

This is also like major but they are used for largest set of instructions. Major is useful for small set of instructions, which performs a specific task. Perocedure contain perocedure body which contains set of instructions and performance of instructions and RET statements. Which denotes return statement. Perocedure follow and (ALL-RETURN method.

Execution time of paroceduage is high companye to macapo. Assemblear diagective is PROC tog starting. ENDP for ending used.

Assembley Digective:

An assembled 95 a - pologram to convert an assembly language pologram in to equalent wachine code modules which may be swithen converted to executable code. Hints age given to the assembled using some pole defined alphabetical storings called assembled distectives. These help the assembled to convectly understand the assembly language polograms to polepare the code.

DB-Define Bytts-

This reserve byte of memory docations in the memory.

ENFRANK DB 01 02 03
MESSAGE DB "Good Mogning".

DW- Define Word:

This reserves 16-bits instead of byter.

WORDS DW 1234

DQ - Debine Quadwonds:

Reseaves H words

DT-Define Tenbyter: logical segment name. ASSUME CS: CODE ASSUME DS: DATA ASSUME ENDPE end of procedure END S: End of segment.

x peob gulo2 1

(1)
$$(1528)^{8} = (x)^{7}$$

$$= (001010101110)^{5}$$

$$= (001010101110)^{5}$$

$$= (886)^{10}$$

$$= (886)^{10}$$

(4)
$$(19.192)^{10} = (4)^{8}$$

$$= (254.10)^{8}$$

@ Each of the bollow Pug agithmetic operation is consect at least one number system. Determin the possible bases of the numbers in each operation.

(i)
$$1234 + 5432 = 6666$$

(ii) $141 = 5$

(ii) $141 = 5$

(ii) $141 = 5$

(iv) $141 = 5$

(iv

$$\frac{3b^{2}+2}{3b} = \frac{b+2+1}{b}$$

$$\frac{3b^{2}+2}{2b} = \frac{b^{2}+2b+1}{2b}$$

$$9b^{2}+4b+2=3b^{2}+2$$

 $3b^{2}-2b^{2}-4b=0$
 $b^{2}=4b$
 $b=41$

```
(Po) 23+44+14+32=223
 DE 26+3+46+4+6+4+36+2=262+26+3
         106+13=262+26+3
         26-106+26-13+3=0
            262-86-10-0
              62-46-5 =0
                [6=5,-1] => [6=5]/
3. If (789) + (473) = (x)4.
P(H) = 8(EEb) + (68E) Unib + (5
          (1929) + (315) = (2244)
        ·: x = (2244) = (2030 10)4
BCD Addition: (on (8421).
                 8 4 = 0001 1000
  184 +576
               5 7 6. = 0101
                                    0111
                                        011 C
                               0110- 1111 01011
                6000 0110 1110
                               InConviect BCD
Incorrect BCD nowers & 9 306 oth Dologney.
6 9dd -20000
                                (6=0110)
                   1010
              1111
      0110
                    0110
              0110
                            E-Correct BCD
              0000 0110
      1110
```

o write 4 different binary codes in a table

fo?	n the de	cimal	didita	FE LIVE	LOUT COOL
898- [1	De cimal	8431	३५३।	Encess-3	84-2-1
	0123456789	0000	0111	1010	0000
775	SPX Unsufed Combination		0 100 1 10 0 11	10. 1110	5 1011

Dexplain weighted code and self complimenting property with enample.

In this each bet pattern is ossigned a weighting factor on such a way that each digit can be evaluated by adding the weights

of all the one's Pn the coded intoannation.

self Complementing in

The poloposity that the q's complement of derimal number 90 obtained dispectly by changing 115 to 0's and o's to 1's.

P.e, by complimenting each bit.

Ext 2421 code and excess -3 code (on self complementing code.

9/s. 6 -> 1001 2 1/s

Gray Code &

17	x ·	4 1 -01	7	-
1		0	0	
1	1	10	1-1	
1	1	10	10	

E.	
1001	
11014	1
10= 1)
00000	1
V 1 19	

MON DOWN

the code which emblishs only a single bit change from one code number to the next is known as gray code.

pe, each garay code number different from the parecelloring number by a single bit.

us a inplace

91

70 -37

frit in and

11 1 10

& Convert binary number to a gray code. 1001101 (binary - 1 101011 = gray code. (i) Convert gray code to bineury number. t gray code MANNA € binary. 1001101 O. Simplify the boolean function (8) F(w141413)= 2 (01/12/4121618/9/12/13/14). UKY 2 0100 wxya 0010 0000 0110 1100 0001 0000 0100 0110 0100 0101 1110 1100 W 3 × 3 1101 1000 1001 (a) y + w3 + x 2' " F(w1x1913) = 9+ W3+x3 (1) F(A (B)(,D,E),=5(0,214,619,13,21,23, 25,29,31). 501

Al (BE) + ACE + (A+A) - BDE Alblel + ACE / + BDIE/