
Unit-3: Sequential Cincuits

Sequential Logic Cincults: RS, Clocked RS, JK, Mostey Slave JK, T-Flip flops, shift Registers, Types of shift Registers, Types of shift Registers, Counters, Synchronous Counters, Asynchronous Counters, Up-Down Counters.

sequential Cincuits:

Digital outputs are generated in accordance with the sequence in which the input signals are received.



Outputs generated not amy depend on the present enput condeteons but they also depend upon the past history is past history is provided by feed back from the output back to the input.

Sequenteal concustor can be classified as

- (3) Syncholonous Sequential Concultor
- (m) Asynchronour: sequential Circuits.

Synchronous sequential circulto signals can affect the memory elements at discrete instance of time.

In asynchogonous sequential concusts change on proper signals can affect memory element at any southern of time
stands can affect memory element at any
in the top time
@. Waste the compayesson blu combinational and sequential circuits.
organteal ciolcuits.
Committee Regulation
and a series of world the series of the seri
denon dr -m (omb///0/101)
of somet unichles voylable but also on
not history of these
input vongables.
nequired. In not (1) themory unit is require
required. to stone past history
(m) Faster in speed. (ii) Slower than combinational
Civilat.
(Pu) Easty to design (in These are harden to
design.
(i) parallel adder is a (is sental adder is a
combinational cisuait. sequential cisuait.
@. Waste the comparison blu synchronoup and
asynchoronous sequential ciorcust.
Solf Syncholonous Asynchronous
(8 In synchronous cigculto (8) In this memory
the memory elements and elements and nclocked
(8 In synchronous concusts (8) In this, memory the memory elements and elements and clocked clocked slip slops.
Time delay elements


SHOW THE PARTY OF THE PARTY OF

(7) In the the change in input segnals can assect memory elements upon activation of clock segnal.

(in slowed than asynchronous (in) sequential concustor

(ii) In this the change in Property signals can affect memory elements at any instant of time.

Foster than synchronous sequential circuits.



Lateh

RS Flip Flop:

R Do T & P

r		100	-	
1	R	S	Q	P
	0	0	0	- 1-1
	0	1	1	10/
	1	0	0	11
	١	1	\ c	104
	-	_	-	

	Nok					
•	0	0	1			
	0	1	0	1		
•	1	0	0	1		
•	1	1	0			
			• •			

polohibited case

Indepenmente case

RS-FIPP Flop is the most bases of all flipflops.

Letters R and S here stands for "Reset" and "set" respectively.

when the flip flop is set its 'Q', output goes to 1. when it is siest it goes to 0' state. Q' is compliment of Q at all times

Two "Nor" gates are conser coupled, so that the olp of Nor gate-1 is connected to one of the injute of "Nor" gate-2 and when versa. The flip flop has two olps @ and al.

Cage-19
R 1

O 0 0

1 0'

when s=0 and R=1 in these case R Proport of NOR gate-1 is at logic-1. Hence its olp Q is at logic-0. Both empty 12 NOR gate-2 are now logic-0. So, its offered olp a i is at logic-1.

CONSE-11°2 P

when s=1 and R=0. In the case Norgate-2 es logic-1. Hence olp al is at logic-0. Both

enputor 2. NOR-gate-et are now logic-0.50 that of Q is at logic-1.

Call-91112 Q = 0 . Q = 1 . Q = 0 . Q = 1 . Q = 0 . Q = 1 . Q = 0 . Q = 1 . Q = 0 . Q =


when s=0 and R=0. Initially, Q=1 and Q'=0 with Q'=0 both inpute 2 Nor gate-1 are at logic-0. So, its output Q Ps at logic-1. With Q=1, one input of Nor gate-2 is at logic-1. Hence its output Q' is at logic-0. This shows that when S and R both are low (at logic-0). The olp state does not change, lly for Q=0 and Q=1. The olp state does not change.

Cox-8/8


2 Indeterminate state


S Prohibited state.


when R and S are both at logic-1 they force the olvo of both NOR gater at the low State. That is Q=0, Q=0. So we call this is an indeterminate by prohibited state and represent this by an osterisk (*). This condition must be avoided by making swee that engineer not applied to both the inputs simultaneously.



Fog QNTI = STORR









the togeth table is as shown in above signife

Logic Symbol is

re Edge Torigged D-Flip-Flop:-





IK- Ily Flog:

No change (Pm)

Coseque
$$J=1$$
 $K=1$ $K=1$ $R=0$, $Q=0$, $Q=1$ $R=0$, $S=1$ $Q=1$ $Q=1$ $Q=1$ $Q=1$

Togsle

Touth table

PATI

0

0.

0

Wave Lotins Timing Diagrams

clk_		
J		
Q		

when J=1 and k=1 olp of the Hip Hop will toggle on next positive clock edge. (Toggle means to switch to the complement stage).

In this, JK-Flip Flop olp is feelback to the input. .: change in the olp results change in the input. Due to this in the two half of the clock of cycle (or pulse, is I and K are both high then olp toggles continuously as shown in points AIB, c in above olp wave from s. This condition is known as since around condition and must be avoided.


Characteretic Equation:

du 00 01 11 10

010 100 010 010 110 010

 $\Phi^{\mu+1} = \Phi'_{\mu} \mathcal{I} + \Phi^{\mu} K_{\mu}$





Cyclir J=0, K=0 > the clock pulse Y & 41 same as previous state Slave Pr macting.

=> -ve clock pulse Mayten is mactine. Slave in active.

Slave copper the old of master old an not Cost-118- J=0, K=1:

=) tre clock master olp 85 Y=0 & Y=1 state is Prigactive,

=> -ve clock. slave is active. old 12 d=00, 0=1 Master is inactive.

(088-98 J=1, K=0

=> + ne clock . Master olp 4=1 & 41=0. slave is not copying the op of moster. notes elock pulse.

Inotes enactere.

Slave copies old of mostes.

cost-wo when J=1, k=1. Moster toggles on the tre clock and slave then copper the old of moster on the clock. At this instant feed back inputs to the moster slip flop are complimented but as it is negative half of the clock pulse moster flip they be prevents

race around condition.

80000000	n J	O T	· ·	()
1777		90	KY	9141
14444			0 0 NC NC NC	NC -
11/1/1		00001111	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2

NC = No Change. 1. a

hove forms ;-841 I - Flip Flop & Hene, T Means Pn+1 cp-Cari : 0 T=0, 9n=0 Qn+ dr. 9n+1=0/ 9n+1=1 0 0 -(b) T=0, Q=1 Q U Qnt1 = 1, Qnt1 = 0. 0 (off 9:- T=1, Qn=0, Qn+1-1 T=1, Pn=1, Pn+1=0.

	SR	Flip-	Flopi-
1	5	R	Ph+1
	0	0	90
	0	1	0
	1	0	-
		1 .	1

	Įķ	Fle	r Elop &
	5	K	9n+1
	0	0	Qn
y.	0	}	0
,	(!	0	1.1-
, .	Ì	1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
			The state of

D -	Flip	Flop8
حمد	\sim \sim	,~~

D	Qn+1
0	0
11	11


T_F	if flopi
T	Qn+a
0	Qn
1	Qn Pn


Flip Flop Conversion:


is possible to convert one slip slop into another. The conversion of slip slop is obtained by using some additional gater (or simply doing some extra connection.

SR-Plip Flop to D-Flip Flop?

	M 1 30 1	1	-16 0	
Inputs	Poresent	Nent /	Flip F	bright
1	state	1	S	R
D	Q _n	9n+1	0	Y
0	0	0		
0		0	0	
1	0		1	0
1 7			X	0









Convert D Flep Flop to I-Flip Flops

1	Inputs	Poresent State	Nent State	Flip Flops Input
	T 0 0 1 1	9n	Qn+1	1






$$D = T' \varphi_n + T \varphi_n'$$


$$D = T \oplus \varphi_n$$

Convert I- Flip Flop to D-Flip Flop:

Inputs	Poresent State	Ment State	Flip Flop Enputs
D	- Qn "	971	T
0	0	0,	. 0
1	• 1		0

By uping k-map





$$T = D \varphi_n' + b' \varphi_n$$


Reglited:

A flip flop is nothing but a binary cell capable of storing 1 bit information and can be connected together to perform country operation such a group of Alip slops in called a counter.

The group of Alip flops can be used to stone a word which 95 called a register.

An n-bit register has a group of n-flip flops and is capable of storting any binary information number containing n-bits.

Buller Register:




Each D Flip Flop is storiggned with a common -ve clock pulse. The input x-bits set up the Hip Hop for loading when fort -ve clock edge arriver then the storted binary indommation becomes . QAQBQCQD = PQ RS


pristing parter interes


Shift Register-


The benary ensormation (on data en a origister the Can be moved from stage to stage colthen the can be moved from stage to stage colthen the oregister upon application of clock pulse. These groups of oregister are shifting the data called as shift regesters. These are useful in micro propersons and in degital systems.

Sengal shift right Register.











Types of Shift Registers:
There are making h types of shift registers
one present.


- (9) Serial Input serial Output register (SISO)
- (87) serial Input Parallel Output registery (SIPO)
- (37) Parallel Input serial Output register (PISO)
- (Por allel Input parallel Output register (PIPO)




SISO Right thist Registers 1101 O segial. DA PD DB Qg! Dc dota ilp data 0 A @ **(b)** olp CIK 9A ap QB *۾* shirsting O/P. Ó ٥ 0 0 Q, 0 2 0 0 3 . 0 . 0 0 5 ٥ 6 0 7 0 Ŷ 0 shift Register; serfal . De Serral-PD-98 DD Qc φ_{A} DB 9/19 DA data olp (2) 0 (3) (A)

clk





cek	AP	Ps.	9	9	D	O(itpu	45	0.	10
0	0	0	. 0	C		0	0	0	0	3
2	0.	ر و	0	0		- 1	0	0	0	0
3	1	7,	\ <u>\</u>	0	Yan.	1	00	21/	0	7
9		10	20	> 1	F 13	1.	2	0	1,6	
5		2	1	1 20)	0	31	31	20	
+	A	0	0	0	6	0	0		1	
8		0	0	0	0	10	٥	<i>,</i> 0		



(9) shift [load is the control input which allows shifting to boading data operation of the register.

on when shift load is how, gates 4,5,6 age enabled. Allowing each input data bit to be

applied D input of respective stip stop.

when op applied with D=1, will set and those with D=0 will reset. Thus all H bits one stored simultaneously.


(iv) When shift/load is high, gater 4,516 age disabled Hemaining AND gater age enabled.

(a) OR, gate at the D input of the Hip Hops allow either parallel data operations in shift operation depending on AND gater enabled by shift load control input.

Bi-digrectional shift Register:

(1) The below diagonam shows 4 stages bi-diorectional shift oregister.

(i) The bi-desectional shift register shift in both dissection i.e, right and left dissection.



one the desection.

(n) Right | left = 1 AND gates 1,2,13,84 are employed.

(v) A upon the giving clock pulse to all D-Stip App E the input data at D transfers to ofp Q.

(in) whole argut shifting the data, the serial data mover are shiftin AND gater 1,21314 through the D-Alp slops. The olp data collected at against most slip slop.

(30) When sight | left = 0, AND gater. 5, 6,7 & 8 age enable & used boy left shift

Thist Register;—

A register capable of shisting in one direction only is called a ani-directional shist register.

A register capable of shisting in both directions is called a be-directional shist register.

If the register has both shists (Right shift and Lest shist) with perfalled load capablisher.

It is referred as universal shift register,

Applications of shift Registers:


(3) Delay line

(8) sereal to Pagallel Converter

(8) Parallel to sealal converter

(in) shist register Country.

(b) Pseudo Random binary requence generator.




Counters:

A counter of a registed capable of country the number of clock pulser arriving at its clock input. Count reporterty the number of clock pulser arriving.

A specified sequence of states appears as the counter of the main difference blue a register and a counter.

A specified sequence of states ps different top different types of counters.

There are 2 types of Counters. (5) Synchologo (63) Asynchologo. In synchmonous counted the clock input is connected to all of the slops, and thus they one called clocked simultaneously. In asynchronous counter commonly called ripple counter in this the first this Rop Por clocked by the extranal clock pulse and then each successive Hip slop is clocked by the q a for olp of the poperious Hip Stop In an asynchonous countrys the flip flops are not clocked simultaneously. Binary Asynchronous Ripple Count on Two stagelle MODING HELDOR HPgh (logics) PA. OB! Drag-rams are QB Timing CK ak. 0




Disadvantage in Asynchronour Countrys Poropagation delay in first stage is added in the peropagation delay of second stage to deside troughton time son 3°rd stage this cumulative major delay of asynchronous country is a disadvantage. 3 Asyncholonoup Ripple Down Counter (m MOD-16 down counter. Her on 4 stage asynchronoup down counter High (log 8-1) JB ac QB1 Qu 0 (8) cik 69 QB. diag rams 0 10011 0000 90 0000 O

clk	QD QC 93/94/94
TIME	1 1 1 1 1
2 (4)	1 1 1 10
3, 13	1 - 4 0 0
4 1 7	
2/6	1 0 11 1
0/10	1 0 1 0
7 9	10000
8 8	
91 7	0 1 1
10/0	0 1 1 1 0
12	0 1000
13/8	
14 2	0 0 1 0
15	0 00 1
10/20	0 -0 0-0
X	

(i) The enipple down counter is count from a maximum count to sero! In the also I and K inputs of JK slip slop comp tied to logic high. So of toggle for each negative edge of clock signal.

(1) Herp that though the clock signal is connected to the clock input of only first Hip Plop.

(3) Thes connection es same as asynchronoup ripple up counter but the clock input of the remaining slip slop is torigoried by on of of the previous stage. intead of on of perious stage.



(1) A pagalled countery Csynchogonous (ounter) (on syncholoup down counters one using invested slip slop outputs to drive the following.

JK inputs.

(in) The parallel up counter can be converted to a down counter by connecting \$\overline{A}_1, \overline{P}_8, \overline{Q}_c\$ autput in place of \$\overline{A}_1, \overline{P}_8 and \$\overline{Q}_c\$ are spectively

mosimal slip slop outputs one the inverted slip slop output are scool to the J. and K inputs of the following stop stops.

(ii) The up-down counted that will count from ontrol input about ontrol input is 1. and from 111 down to 000 when the

up down contorol enpert is o.

(v) A logge-1 on the up town enables. AND gotes 1 and 3 and disabler AIND gates 2 and 4. This allows QA and QB outputs thorough to the Jando K Enputs to the next Step flop ar


(N) So that the counters will count up the pulses

are applied.

(vi) When up | down line 95 logic-0 on AND gates I and 3 whe deables and AND gates & and 4 age enables. This allows the QA & PB. outputs thorough to the J and K inputs of the next slpp slop. So that the country will count down as pulses are applied.

हिम्पार स्थापन क्षेत्रमान क्षेत्रमान क्षेत्रमान क्षेत्रमान

THE SOLD STATES



A. shift neglisted with the scaled output connected back to the sealed input it called shift neglisted country. The most commonly used shift neglisted country output

(9) Ring Country

(91) Twisted Ring Country Johnson Country.


In the signing country of above logic dragram. The autput of each stage is connected to the D input of the next stage and old of the last stage and old of the last stage and old of the the stage.

The cla followed by page maken the of of the forest stage to 1 and remaining outputs are zero.

9.e, QA 95 1 and Q3, Qc, Qb are do.

This is repeated after H states. So, for n. not stages in states are occurred and count in no. of clock pulses.

Johnson Counter on Twested Ring Counters-



Clt	PA	Pe	Qc	G 1
57. 10	0	0	0	0
y 1001 1	AN	0	O	0
. 2-	100 134	1	0	0
3	1	1	1	0
9	1	1	1	1
5	0	1	1-1-1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0
19	to	0	9	ice

In the oring country the Q output of each stage of flipflop is connected to the D input of the next stage. The single exception in Johnson country is that the complement of the last flipflop is connected back to the D input of the first D flipflop as shown in above fig.

There is a feelback from the right most illip Rop complement output to the left most slip Rop Proput. Here for no. of flip flop 2" states counting is pussible as shown in sig.