


Unit-3:- Sequential Circuits

Sequential Logic Circuits: RS, Clocked RS, JK, Master Slave JK, T-Flip flops, Shift Registers, Types of Shift Registers, Counters, Synchronous Counters, Asynchronous Counters, Up-Down Counter.

Sequential Circuits:-

Digital outputs are generated in accordance with the sequence in which the input signals are received.



Outputs generated not only depend on the present input conditions but they also depend upon the past history of these inputs. The past history is provided by feed back from the output back to the input.

- Sequential circuits can be classified as
- (i) Synchronous Sequential Circuits
 - (ii) Asynchronous Sequential Circuits.

Synchronous sequential circuits signals can affect the memory elements at discrete instance of time.

In asynchronous sequential circuits change in input signals can affect memory element at any instant of time.

Q. Write the comparison b/w combinational and sequential circuits.

Sol: Combinational Circuits	Sequential Circuits
(i) At all times o/p variables depends on combination of input variables.	(i) Output variables depend on not only present input variable but also on past history of these input variables.
(ii) Memory unit is not required.	(ii) Memory unit is required to store past history of input variables.
(iii) Faster in speed.	(iii) Slower than combinational circuit.
(iv) Easy to design	(iv) These are harder to design.
(v) Parallel adder is a combinational circuit.	(v) Serial adder is a sequential circuit.


Q. Write the comparison b/w synchronous and asynchronous sequential circuit.

Sol: Synchronous	Asynchronous
(i) In synchronous circuits the memory elements are clocked flip flops.	(i) In this, memory elements are unclocked flip flops. or time delay elements

- (i) In this the change in input signals can affect memory elements upon activation of clock signal.
- (ii) Slower than asynchronous sequential circuits.


- (i) In this the change in input signals can affect memory elements at any instant of time.
- (ii) Faster than synchronous sequential circuits.

Basic bi-stable element:-



Latch.

RS Flip Flop:-



R	S	Q	Q'
0	0	0	1
0	1	1	0
1	0	0	1
1	1	0	0

NOR

0	0	1
0	1	0
1	0	0
1	1	0

prohibited case
(or)


Indeterminate case

RS-Flip Flop is the "most basic" of all flip flops. Letters R and S here stands for "Reset" and "set" respectively.

When the flip flop is set its 'Q', output goes to 1, when it is reset it goes to '0' state. Q' is complement of Q at all times.


Two "NOR" gates are cross coupled, so that the o/p of NOR gate-1 is connected to one of the inputs of "NOR" gate-2 and vice versa. The flip flop has two o/p's Q and Q' .

Case-i:-



When $S=0$ and $R=1$, in this case R input of NOR gate-1 is at logic-1. Hence its o/p Q is at logic-0. Both inputs of NOR gate-2 are now logic-0. So, its o/p Q' is at logic-1.


Case-ii:-



When $S=1$ and $R=0$. In this case NOR gate-2 is logic-1. Hence o/p Q' is at logic-0. Both


inputs 2. NOR-gate-1 are now logic-0. So that o/p Q is at logic-1.

Case-iii




when $S=0$ and $R=0$. Initially $Q=1$ and $Q'=0$ with $Q'=0$ both inputs 2 NOR gate-1 are at logic-0. So, its output Q is at logic-1. With $Q=1$, one input of NOR gate-2 is at logic-1. Hence its output Q' is at logic-0. This shows that when S and R both are low (at logic-0). The o/p state does not change, i.e. for $Q=0$ and $Q'=1$. The o/p state does not change.

Case-iv



When R and S are both at logic-1 they force the o/p's of both NOR gates at the low state. That is $Q=0$, $Q'=0$. So we call this is an indeterminate (or) prohibited state and represent this by an asterisk (*). This condition must be avoided by making sure that ~~one~~^{1s} are not applied to both the inputs simultaneously.

Symbol Log. RS Flip-Flop



Q_n	R	S	Q_{n+1}	State
0	0	0	0	No change
1	0	0	1	
0	0	1	1	Set
1	0	1	1	
0	1	0	0	Reset
1	1	0	0	
0	1	1	*	Invalid or Prohibited (or) Indeterminate state
1	1	1	*	

If Q_n = Present state

Q_{n+1} = next state

If Q_n = Previous state

Q_{n+1} = present state

Characteristic Equation:


for Q_{n+1}

	RS	00	01	11	10
Q_n	0		1	X	
	1	1	1	X	







$$\begin{array}{r}
 001 \\
 011 \\
 101 \\
 111 \\
 \hline
 S
 \end{array}$$

For $Q_{n+1} = S + Q_n R$


RS Flip-Flop using NAND Gates



x, y inputs NOR gate $o/p = \overline{x+y}$
 $= x' \cdot y'$



Clocked RS-Flip Flop:-



clock pulse - CP.

CP	S	R	Q_{n+1}
0	0	0	Q_n
1	0	0	Q_n
0	0	1	Q_n
1	0	1	0
0	1	0	Q_n
1	1	0	1
0	1	1	Q_n
1	1	1	Indefinite

0 - Inactive
1 - active


Level Triggered

+ve level triggered
-ve level triggered

Edge Triggered

+ve edge triggered
-ve edge triggered.

D-Flip-Flop:-



CP	D	Q_n	Q_{n+1}
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1
0	X	X	Q_n

Characteristic Equation:-

CP	$D \oplus Q_n$	00	01	11	10
0		X	X	X	X
1				1	1


$$Q_{n+1} = D$$

0	11
0	10
1	11
1	10
<hr/>	
	0


The no change and invalid conditions can be avoided by making S/R Complement of each other. This modified SR flip flop is known as D-Flipflop. As in above figure D input goes to the S input and its complement is applied to the R through NOT gate. So only 2 input conditions occur.

These are either $S=0$ and $R=1$ or $S=1$ & $R=0$. The truth table is as shown in above figure.


Logic Symbol is




Positive Edge Triggered D-Flip-Flop:-




CP	D	Q_{n+1}
↑	0	0
↑	1	1
0	X	Q_n




Negative Edge triggered D-Flip Flop:-



CP	D	Q_{n+1}
↓	0	0
↓	1	1
0	X	Q_n



JK-Flip Flop:-



Case-i:- $J=0, K=0$
 \Downarrow
 $S=0, R=0$
 \Downarrow
 No change (Q_n)

Case-ii:- $J=0, K=1$
 \Downarrow
 $S=0, R=1$
 \Downarrow
 $Q=0, Q'=1$

if $Q=1, Q'=0$
 \Downarrow
 $S=0, R=1$
 \Downarrow
 $Q=0, Q'=1$

Case-iii:- $J=1, K=0$
 \Downarrow
 $S=1, R=0$
 \Downarrow
 $Q=1, Q'=0$


Case-iv:- $J=1, K=1$
 If $Q=0, Q'=1$
 \Downarrow
 $R=0, S=1$
 \Downarrow
 $Q=1, Q'=0$

\Downarrow Toggle

Truth Table

Waveforms Timing Diagrams

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0



When $J=1$ and $K=1$ o/p of the flip flop will toggle on next positive clock edge. (Toggle means to switch to the complement stage).

In this, JK-Flip Flop o/p is feedback to the input. \therefore change in the o/p results change in the input.

Due to this in the true half of the clock cycle (on pulse), if J and K are both high then o/p toggles continuously as shown in points A, B, C in above o/p wave forms. This condition is known as race around condition and must be avoided.

Characteristic Equation:

Q_n	JK			
	00	01	11	10
0	0	0	1	1
1	1	1	0	0


$$Q_{n+1} = Q_n'J + Q_nK'$$

$$\begin{array}{r} 011 \\ 010 \\ \hline \end{array}$$

$$\begin{array}{r} 100 \\ 110 \\ \hline \end{array}$$

$$\begin{array}{r} 010 \\ 110 \\ \hline \end{array}$$

JK Master-Slave Flip Flop



J	K	Q
0	0	0
0	0	1
0	1	0
0	1	1

Case-i:- $J=0, K=0$

\Rightarrow +ve clock pulse

Y & Y' same as previous state

Slave is inactive.

\Rightarrow -ve clock pulse

Master is inactive.

Slave is active.

Slave copies the o/p of master o/p Q_n not change.

Case-ii:- $J=0, K=1$

\Rightarrow +ve clock, master o/p is $Y=0$ & $Y'=1$

Slave is inactive.

\Rightarrow -ve clock, slave is active.

o/p is $Q=0, Q'=1$.

Master is inactive.















Case-iii:- $J=1, K=0$

\Rightarrow +ve clock, master o/p $Y=1$ & $Y'=0$.

Slave is not copying the o/p of master.


\Rightarrow -ve clock pulse.
 master inactive.
 slave copies o/p of master.

case-iv when $J=1, K=1$. Master toggles on the +ve clock and slave then copies the o/p of master on -ve clock. At this instant feed back inputs to the master flip flop are complemented but as it is negative half of the clock pulse master flip flop is inactive. This prevents race around condition.

CP	Q_n	J	K	Y	Q_{n+1}
	0	0	0	0	NC
	0	0	0	NC	0
	0	0	1	0	NC
	0	0	1	NC	0
	0	1	0	0	NC
	0	1	0	NC	0
	0	1	1	0	NC
	0	1	1	NC	0
	1	0	0	0	NC
	1	0	0	NC	0
	1	0	1	0	NC
	1	0	1	NC	0
	1	1	0	0	NC
	1	1	0	NC	0


NC = No Change.

have forms :-



T - Flip Flop :-

Here, T means "Toggle".



Case i :- @ $T=0, Q_n=0$

$$Q_{n+1}=0, \overline{Q}_{n+1}=1$$

(b) $T=0, Q=1$

$$Q_{n+1}=1, \overline{Q}_{n+1}=0$$

Case ii :- $T=1, Q_n=0, Q_{n+1}=1$

$$T=1, Q_n=1, Q_{n+1}=0.$$

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

SR Flip Flop:-

S	R	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	*

JK Flip Flop:-

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n

D-Flip Flop:-

D	Q_{n+1}
0	0
1	1

T Flip Flop:-

T	Q_{n+1}
0	Q_n
1	\bar{Q}_n



Flip Flop Conversion:-

It is possible to convert one flip flop into another. The conversion of flip flop is obtained by using some additional gates or simply doing some extra connection.

SR-Flip Flop to D-Flip Flop:-

Inputs	Present state	Next state	Flip Flops inputs	
			S	R
D	Q_n	Q_{n+1}		
0	0	0	0	X
0	1	0	0	1
1	0	1	1	0
1	1	1	X	0

By using K-map
 $\Rightarrow \log S$ $\Rightarrow \log R$




$$S = D$$

$$\begin{array}{c} 10 \\ 11 \\ \hline D \end{array}$$

$$R = D'$$

$$\begin{array}{c} 00 \\ 01 \\ \hline D' \end{array}$$



SR-Flip Flop to JK-Flip Flop

Inputs		Present state	Next state	Flip Flops inputs	
J	K	Q_n	Q_{n+1}	S	R
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	X	0
1	1	0	1	1	0
1	1	1	0	0	1

By using K-map,

⇒ for S

JK	Q_n			
	00	01	11	10
0		X		
1	1	X		1

$$\begin{array}{r} 100 \\ 110 \\ \hline JQ_n' \end{array}$$


$$S = JQ_n'$$

⇒ for R

JK	Q_n			
	00	01	11	10
0	X		1	X
1			1	

$$\begin{array}{r} 011 \\ 111 \\ \hline KQ_n \end{array}$$

$$R = KQ_n$$




Convert D Flip Flop to T-Flip Flop:-

Inputs	Present State	Next State	Flip Flops Inputs
T	Q_n	Q_{n+1}	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

By using k-map

for D

	Q_n	0	1
T	0	0	1
	1	1	0



$$D = T'Q_n + TQ_n'$$

$$D = T \oplus Q_n$$


Convert T-Flip Flop to D-Flip Flop:-

Inputs	Present State	Next State	Flip Flop Inputs
D	Q_n	Q_{n+1}	T
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0

By using k-map

for T

	Q_n	0	1
D	0	0	1
	1	1	0



$$T = DQ_n' + D'Q_n$$


Register:-

A flip flop is nothing but a binary cell capable of storing 1 bit information and can be connected together to perform counting operation such a group of flip flops is called a counter.

The group of flip flops can be used to store a word which is called a register.

An n-bit register has a group of n flip flops and is capable of storing any binary information / number containing n-bits.


Buffer Register:-




Each D Flip Flop is triggered with a common -ve clock pulse. The input x-bits set up the flip flop for loading when first -ve clock edge arrives then the stored binary information becomes $Q_A Q_B Q_C Q_D = P Q R S$

Shift Register


The binary information (data) in a register can be moved from stage to stage within the register (in to or out of register) upon application of clock pulse. These groups of registers are shifting the data called as shift registers. They are useful in micro processors and in digital systems.



Serial shift right Register.




Serial shift left register.




Parallel in register



Parallel out register.



Rotate right shift register



Rotate left shift register.

Types of Shift Registers

There are mainly 4 types of shift registers are present.

- (i) Serial Input Serial Output register (SISO)
- (ii) Serial Input Parallel Output register (SIPO)
- (iii) Parallel Input serial Output register (PISO)
- (iv) Parallel Input parallel Output register (PIPO)

Convert SR Flip Flop to T-Flip Flop

Inputs	Present State	Next state	Flip Flop inputs	
T	Q_n	Q_{n+1}	S	R
0	0	0	0	X
0	1	1	X	0
1	0	1	1	0
1	1	0	0	1


for S, for R

T	Q_n
0	0
1	1

$$S = TQ_n'$$

T	Q_n
0	X
1	0

$$R = TQ_n$$



Convert JK Flip Flop to T-Flip Flop

Inputs	Present state	Next state	Flip Flop inputs	
T	Q_n	Q_{n+1}	J	K
0	0	0	0	X
0	1	1	X	0
1	0	1	1	X
1	1	0	X	1

for J


T	Q_n
0	0
1	1

$$J = T$$

for K


T	Q_n
0	X
1	0

$$K = T$$



SISO Right Shift Register:-


1101



CLK	Q _A	Q _B	Q _C	Q _D	O/P
0	0	0	0	0	0
1	1	0	0	0	0
2	0	1	0	0	0
3	1	0	1	0	0
4	1	1	0	1	0
5	0	1	1	0	1
6	0	0	1	1	0
7	0	0	0	1	1
8	0	0	0	0	1

shifting data = 110


SISO Left Shift Register:-



1101


OP	Q _D	Q _C	Q _B	Q _A	clk
0	0	0	0	0	0
0	0	0	0	1	1
0	0	0	1	0	2
0	0	1	0	0	3
0	1	0	0	1	4
1	0	1	1	0	5
0	1	1	0	0	6
1	0	0	0	0	7
1	0	0	0	0	8

SISO Shift Register:-



clk	Q _A	Q _B	Q _C	Q _D	Outputs			
					A	B	C	D
0	0	0	0	0	0	0	0	0
1	1	0	0	0	1	0	0	0
2	0	1	0	0	0	1	0	0
3	1	0	1	0	1	0	1	0
4	0	1	0	1	0	1	0	1
5	0	0	1	0	0	0	1	0
6	0	0	1	1	0	0	1	1
7	0	0	0	1	0	0	0	1
8	0	0	0	0	0	0	0	0

PISO shift Register using shift / Load Control Signal:-



- (i) shift / load is the control input which allows shifting & loading data operation of the register.
- (ii) When shift / load is low, gates 4, 5, 6 are enabled. Allowing each input data bit to be

applied D input of respective flip flop.

(ii) When cp applied with $D=1$, will set and those with $D=0$ will reset. Thus all 4 bits are stored simultaneously.


(iv) When shift/load is high, gates 4, 5, 6 are disabled remaining AND gates are enabled.

(v) OR gate at the D input of the flip flops allow either parallel data operations or shift operation depending on AND gates enabled by shift/load control input.

Bi-directional shift Register:-

(i) The below diagram shows 4 stages bi-directional shift register.

(ii) This bi-directional shift register shifts in both direction i.e, right and left directions.



(iii) Right/left control line is used for shifting in one the direction.

(iv) $\text{Right} / \overline{\text{Left}} = 1$ AND gates 1, 2, 3, & 4 are enable & remaining AND gates disabled.

(v) A upon the giving clock pulse to all D-Flip Flops & the input data at D transfers to o/p Q.

(vi) while right shifting the data, the serial data moves are shifted AND gates 1, 2, 3, 4 through the D-Flip flops. The o/p data collected at right most flip flop.

(vii) When $\text{right} / \overline{\text{Left}} = 0$, AND gates 5, 6, 7 & 8 are enable & used for left shift.

Universal Shift Register:-

A register capable of shifting in one direction only is called a uni-directional shift register.


A register capable of shifting in both directions is called a bi-directional shift register.

If the register has both shifts (Right shift and Left shift) with parallel load capabilities.

It is referred as universal shift register.

Applications of shift Registers:-

- (i) Delay line
- (ii) Serial to Parallel Converter
- (iii) Parallel to Serial Converter
- (iv) Shift register Counter.
- (v) Pseudo Random binary sequence generators.



Counters:-

A counter is a register capable of counting the number of clock pulses arriving at its clock input. Count represents the number of clock pulses arrived.

A specified sequence of states appears as the counter operates. This is the main difference b/w a register and a counter.

A specified sequence of states is different for different types of counters.

There are 2 types of Counters.


(i) Synchronous (ii) Asynchronous.

In synchronous counter the clock input is connected to all of the flip flops, and thus they are called clocked simultaneously.


In asynchronous counter commonly called ripple counter in this the first flip flop is clocked by the external clock pulse and then each successive flip flop is clocked by the Q or Q' o/p of the previous flip flop.

In an asynchronous counter the flip flops are not clocked simultaneously.

Binary Asynchronous / Ripple Count or Two stage MOD-4 Counter:-




Timing Diagrams are




clk	Q_B	Q_A
0	0	0
1	0	1
2	1	0
3	1	1
4	0	0


① Draw Asynchronous (or) Ripple Counter for three stages with logic diagram (or) Draw MOD-8 Asynchronous Counter.



Timing diagrams are.



11y, Draw down counter using 3 stages





clk	Q_C	Q_B	Q_A
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

Disadvantage in Asynchronous Counters

clk	Q_D	Q_C	Q_B	Q_A
1/15	1	1	1	1
2/14	1	1	1	0
3/13	1	1	0	1
4/12	1	1	0	0
5/11	1	0	1	1
6/10	1	0	1	0
7/9	1	0	0	1
8/8	1	0	0	0
9/7	0	1	1	1
10/6	0	1	1	0
11/5	0	1	0	1
12/4	0	1	0	0
13/3	0	0	1	1
14/2	0	0	1	0
15/1	0	0	0	1
0/0	0	0	0	0

- (i) The ripple down counter is count from a maximum count to "zero". In this also J and K inputs of JK flip flop are tied to logic high, so o/p toggle for each negative edge of clock signal.
- (ii) Here ~~that large~~ the clock signal is connected to the clock input of only first flip flop.
- (iii) This connection is same as asynchronous ripple up counter but the clock input of the remaining flip flop is triggered by $\overline{Q_A}$ o/p of the previous stage. instead of Q_A o/p of previous stage.

Synchronous up-down counter (3-stage):



- (i) A parallel counter (synchronous counter) (or) synchronous down counter are using inverted flip flop outputs to drive the following JK inputs.
- (ii) The parallel up counter can be converted to a down counter by connecting \bar{Q}_A , \bar{Q}_B , \bar{Q}_C output in place of Q_A , Q_B and Q_C respectively.

(iii) The $\text{up}/\overline{\text{down}}$ is used to control whether the normal flip flop outputs are the inverted flip flop output are feed to the J and K inputs of the following flip flops.

(iv) The up-down counter that will count from 000 up to 111 when the $\text{up}/\overline{\text{down}}$ control input is 1. and from 111 down to 000 when the $\text{up}/\overline{\text{down}}$ control input is 0.

(v) A logic-1 on the $\text{up}/\overline{\text{down}}$ enables AND gates 1 and 3 and disables AND gates 2 and 4. This allows Q_A and Q_B outputs through to the J and K inputs to the next flip flop.


(vi) So that the counter will count up ^{as} the pulses are applied.

(vii) When $\text{up}/\overline{\text{down}}$ line is logic-0 AND gates 1 and 3 are disabled and AND gates 2 and 4 are enabled. This allows the $\overline{Q}_A, \overline{Q}_B$ outputs through to the J and K inputs of the next flip flop. So that the counter will count down as pulses are applied.

~~Shift Register Counter~~

~~Shift Register Counter~~


Shift Register Counter



clk	QA	QB	QC	QD
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1
4	1	0	0	0
5	0	1	0	0
6	0	0	1	0
7	0	0	0	1

It is Ring Counter

Timing Diagram



A shift register with the serial output connected back to the serial input is called shift register counter. The most commonly used shift register counters are

(i) Ring Counter

(ii) Twisted Ring Counter / Johnson Counter.


In the ring counter of above logic diagram. The Q output of each stage is connected to the D input of the next stage and o/p of the last stage Q_D is feed back to the input of the first stage.

The \overline{clk} followed by \overline{pre} makes the o/p of the first stage to 1 and remaining outputs are zero.


i.e, Q_A is 1 and Q_3, Q_C, Q_B are 0's.

This is repeated after 4 states. So, for n. no. of stages 'n' states are occurred and count 'n' no. of clock pulses.

Johnson Counter (or) Twisted Ring Counter:- ✓



Timing Diagram



CLK	QA	QB	QC	QD
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0

In the ring counter the Q output of each stage of flip flop is connected to the D input of the next stage. The single exception in Johnson counter is that the complement of the last flip flop is connected back to the D input of the first D flip flop as shown in above fig.

There is a feedback from the right most flip flop complement output to the left most flip flop input. Here for no. of flip flop 2^n states counting is possible as shown in fig.