
Unit-II:- Combinational Cincuits.

Combinational Logic Circuits: Addens & Subtojactors, Multiplexens, Demultiplexens, Encoders, Decoders, Palodeammaple rodic Derices.

Adders :-

Half Addeds-

A combinational circuit that performs addition of two bits is called a half added.




1/3 0	1 ==	1 19	0 .	1LF
0	10	0	Lain No.	.5
1	DD	1	+	0
		. 4	_	tuanan n


Sym = xy +xy Coogy = Xy


X	9	C	S	
0	0	0	0	1.
0	1	0	1	1
1	0	0	1	1
1	1	1	0	

Implementation of half adders:

$$S = x \oplus y = xy^1 + x^1y$$
 $C = xy$








Full Added:

A combinational charcuit that penforms the addition of these lits (2-significant bits and posevious carry) is called a full adder.

Two half addeds can be employed to implement full added.




् प ?	
x /	00 01 11 10
0	TO 10
	a h
1	MA
9	
9(MINIT
	1 ales

± 1,	7	u	2	(arry	Syn	1
0	0	0	0	0	0	
(0	0	1	0	_1	
2	O	1	0.	0	Sep 13	:
3	0	11	1	1	-0	=
4	1	10	0	0	1	
5	1-1	0	1	1	0	
6		1/1	10		0	
1	-	1	1/1	+ 1		


Sum = x'y'2+x'y 3+xy'3 + xy3.


Implementation of full addess:

Sum = x/y' 2 + xy 2' + xy 2' + xy 3 + xy 3



Implementation of full adder using Two half adder:






$$Sym = (x \oplus y) \oplus 3$$

$$= (xy' + xly) \exists ' + (xy' + xly') \cdot 3$$

$$= (xy' + xly) \exists ' + (xy' + xly') \cdot 3$$

$$= xy' 3' + xly 3' + (xy' + xly') \cdot 3$$

$$\cdot 5ym = xy' 3' + xly 3' + xy' 3 + xy' 3$$



Added on Ripple Carry Adder on 4-6t adder By Ay B2 A2 Sybskipt i/p carry Augent Addend 1 0 Sp Sym old (and 0 0 11 1 11

The above figure shows the inter connection of 1- bull added circuits to provide 4-bit binary original added the course are connected in a charm through the bull addeds. The input coury

to the addedy is Co and it slipples thorough the full added to the DIP carry Cy.

The 's' outputs generates the regulare sum bets. An n-bit added steads or n-till addeds with each of county connected to the input county of next higher addes full addes.

Carry Propagation:

The total peropagation time equal to the peropagation.

The total peropagation times the number of gate levels


the circust. The longest peropagation delay time In an added is the time it takes the county to peropagate through the full adder.


Let the input carry (3. does not settle to its sinal value untill (2 is avellable from parevious stage. simplayly , c2 has to walt toy of and so on down to lo. Thus, only after the coopy propagator and suppler thorough all stages will the last output 33 and carry Cy 1 settle to thela sonal correct value

So the carry peropagation time is an important attentibute of the added because it ilmits the speed with which two numbers are added


Carry look ahead logic | Greneratoris-

There are several techniques for reducing the carry propagation time in a payallel added, The most widely used technique employer the perfuciple of covery look ahead logic. reconfigure ant stress to the this and Springett - in the






4-6it binary added with carry look ahead generated in




Haf Subtogacton:

The two inputs for half subtoractors are x and y from the minuend and the subtorahend, D is the difference output and B is the barrow olp.



M	4	B	DI
0	O	0	0
0	1	1	1
1.1	0.	0	1-1
1	1	10	101
		1	

food poodoon,



Full Subtogacton:

A dull subtanactor has thoree inputs and two outputs x,y and z one the inputs to be subtanacted in which z arepresents basyon from the next stage.

D and B are the outputs

4 17.75		160 3
x -	Tra	D .
	TF-S	-
9	1	1B
3 -	-	1


for difference

100/	(
42	٥١	11	01
× 100	10	1	\overline{m}
01_	10	1-	199
10	11	10	1
-1 1			

D 7	9	11-		
121	y	30	B	D
10	0	0	0	0
0	0.0	1.1	1	1 1
ļo	11	0	1	1,1
0	1 1	1. 1	1	0
11		0/0	0	1 1
. 1	10		10	0
	1-1	1/0	10	10
1	11	1)	1 1	1 1
,				


D = Ny12 + Ny31 + Ny12+ Ny3 = N @ y @ 3

fog bodgow.



Binary Subtractor (Adder Subtractor Cincuits

The addition and subtraction operations can be combined into one circust. In this mode input 'M' controb the operation, when M=0 the circust is an added, when



Over flow ?-

when two numbers with n' digits each are added sum es a number occupying 'n+1' digits we say that an overflow occured.

added subtacted that can then be chaked by the uses added subtacted that can then be chaked by the uses


Multiplexed (MUX):

(1) A multipleness es a combinational cisquit that selects binary information some of many ilp lines and directs, it to a single of line.


on the selection of a positicular elpline en controled

by set of selection lines.


(m) Noonmally theore are 2nd input lines and in selection lines whose bit combination determine which ilp is selected.



4-1 MUX :-



Quadraple 2-1 MUX:




Boolean function Implementations

Boolean function of n' variables with a multiplenery that has 'n' selection inputs and 2" data inputs '1' for each min term. For implementing a boolean function of 'n' variables with a multiplenery that has in-1' relection inputs and 2"-1 data inputs.

The first'n-1' variables of the function are connected to the inputs of the multiplexent. The exemplify single variable of the function is used from the data inputs if the single variable in denoted by 'z', each data input of the multiplenes will be z, z, 1 (00'0':

① ImpleMent the boolean function $F(x_1,y_1;x_1) = \leq (1/2,1617) \text{ with a multipleney.}$ $Si:- \text{ Here; } n=3.=n_0. \text{ of variable } (3 \text{ valiables}).$ $2^{n-1} = 2^{n-1} = 2^n =$

	SI	So	7	F	ĺ
1	X	9	3		+
	0	0	0	O. F=3	
	0	0		1. 1-0	1
-	0	1	0	1 = 1	
N. I	0	1	1-	0 E=3	-
	1.1	0	0	0.	
	1	10	1	· 0 F=0	1
	11	1	0	+ + F=1	1
	1	1	1	1.1.	
	-	-			



2) ImpleMent the bootean function $F(AiB_1CiD) = \leq (1.3 14.11,12,13.14.15)$. with a multiplenes


Solo Heave, n=H $2^{n-1}=2^{n-1}=2^3=8 \text{ inputs}$ n-1=u-1=3 Felection lines.

S2 A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	F=D	A	8:1 MUX F
	1 1 += 7		

There state Sides:

A multiplexest can be constatuted with three state geter. Two of the states are signals equalent to logic-1 and logic-'o' in a conventional gate.


The throad state is high impedence state.



Dogow 2:1 multiplexed with 3-state gate.


 $\sum_{2} = 2 = 2$

(n=1) Selection line




Selection	olp
150 1	7
0	To
1.	T


Demultiple near is a charcuit that a receiver independion A demultiple near is a charcuit that a receiver independion on single line and transmits this on one of the 2" output lines. The selection of specific output lines is contactled by the value of 'n' selection lines.



2 Degign 1:8 demyx using two 1:4 demyx.


$$501 = 8 = 2^{3}$$





3 Implement full subtractor using demand SIF Difference $D = \mathcal{E}(1/2,14,17)$ Barrow $= B = \mathcal{E}(1/2,13,17)$

			1		-
	A	B	()	Barrow	Diff
	0	0	0	0	0
	0	O	1	1	1
	0	1	0	1	1
1	C	1	1	1	0
-	1	10	1	0	1
	1	10	1	0	0
		1 1		0	0
		1	1	1 1	1
	1		J	1	



An encoded is digetal conjust that peopleshms the enverse opeoplism of a decoded, An encoded has input lines and 'n' output lines (frwest).

The old lines are an aggoregate general the binary code coordesponding to input lines. The encoded can be implemented with OR gates, whose inputs are distinctly detropmined toom the tourn table. One of the example door this encoded is Octal to Binary encoded.


1 Donaw Octal to Bin any encoded with tauth table.

2012-	Inputs		nt r in	outputs	
Po	D, D2	03 Dy D5	De Dt -	1 x y 3.	
\ 1	0 0	0 0 0	0 0	000	THE S
(0	1 0	0 0 0	0 0	001	1 4
3	0 1	0 0 0	0 0	010	
	000	1.00	0 0	. 0 !!	
,	0 0	0 1 0	000	100	0
4-	0 0 0	0 0	100	101	
	0 0 0	0 0	0110	0 1 10) \0
	0 0 0	0. 0	0 0		1-1

$$N = p_{4} + p_{5} + p_{6} + p_{7}$$

$$Y = p_{2} + p_{3} + p_{6} + p_{7}$$

$$3 = p_{1} + p_{3} + p_{5} + p_{7}$$




Amblyggittes (on Limitations in Octal to Binary encoder:


- (9) In this, if two inputs are active (s.e, equal to 1). Simultaneously, the olp produce an underined combination.
- (in) It of with all zeros is go nerated when all the inputs are zero, but this output is seen as when Do is equal to 1. This can be resolved by one (00 more olps to indicate whether at least one input is equal to 1.


i.e, validate output.

Parionity Encoderio D, D2 D3 X V Do X X 0 0 0 0 0 0 0 0 X 0 X 1 0 XX X




A pareoutly encoded in an encodern constant that includes pareoutly sunthen. The openation of the pareoutly encoded in such that it two comone input any equal to I at the same time the input having high est pareoutly will take pare suchence.





$$V = D_3 + D_2 + D_1 \overline{D}_2 + D_0 \overline{D}_2$$
(0)
$$V = D_0 + D_1 + D_2 + D_3$$



A decoder is a combinational concerts binary insportation from n' input lines to a maximum 2n unique output lines.


It is put coded Enformation has unsuffed compliations the decoder may have fewer than 2" olps.

O Dalon 3:8 time georged, coloding mith truth table on Drian benony to octal converter.

Son & Binary to Octal Conventer:

1 p								- 1
	oln [12 4	OP	h			1 79	
	1 y y 3	Do D	Dz	b ₃	Dy	05	06	F
	1	1 0	, 0	0	0			_
		0	1, 0		-			
	010	0	0 1	0			,	
101000000000000000000000000000000000000	1011	0	0)	O.		-	
1,10,0000000000000000000000000000000000	1100	6	0			0		775
					0	0 '	0	0
111100000001	1 1	0	0		0	0		,
		1 0	0	0	0	0	0	0 1


 $D_{4} = xy^{3}$ $D_{6} = xy^{3}$ $D_{4} = xy^{3}$ Dy = x1/31 D1 = x/4/3 D, = x 431 D3 = x143



Donow 2:4 line decoder with enable ilp.
Constanctor with NAND gate.


5014

_			100	24		2.4	-
1	E	A	B	Do	be	D2	03
	1	X	X	1	1	1	1
	0	0	0	0	1	1	1-1
6	0	0	160	34	10	- 518	tide o
	0	1	0	1		0	1.
	O		1	1		1	0



Do = A'B', D1 = A'B, D2 = AB', D3 = AB

3) Constanct 4:16 line decoded, with two 3:8



Combinational Logic Implementation:


A decodest psiovides the 2n min terms dog in input variables dog implementing combinational circuit by means of a decodesy and OR gates sequiosed.


O Implement a full adder with a decoder.


	4			
Solf A B C	Carry Sym	a	a	
000	0 0	3.	8 0	T
010	0 1		oder 3	-s
1000	0 0 1	A - 2	3	· Æ
10	0 1 0 -	B. — -4	6	3
- 1, -		C - 69		r' Dio
1				
	E (3151617)			
54m = 5	E (1,2,4,7)		4. 7	400

PLDs-largrammable Logic Devices:

PLDs are that integrated circuits (ICs). They contain an array of AND gater and another array of ap ap gater and another array of ap gater are 3 types of PLDs. Based on the type of array. Which has paragrammable feature.








1 Implement the following Boolean Lunctions in the PLA.

Th	e YLA						T		
F1:	= AB1 +	+14	4/BC,	, F	2=	ACT TR	- BC).	Oly	111101
5019-		bolod	uct ?	term	A	B	C	F1(T)	P2(c)
312	AB/		1 (1)	=1/10	1.	0	-	7.1	VIII-
an the	14	1	2_		1			1. 1.	1.1
HC.	BC		3.	1.	1 ~	1 1	1.		1.
	4/BC1		Ч	155	10	1	10	1.	

Pologramming Table

- 4(45) 1g + Ju

= Dinga = 1




3) Implement the following two boolean functions with a PLA.

5011 genen, F(AIBCC) = 5 (01/12/4)

FI (ABIG) = BC+ AC+ AB

$$F_i(A_1B_1C) = (B(+A(+AB)^1) \longrightarrow 0$$




(A) By using PAL design a combinational clarent by considering the sollowing boolean functions given in sum of min terms from W (A|B|C|D) = \leq (2,12|13) ... \times (A|B|C|D) = \leq (7,2|8|12|13) \times (A|B|C|D) = \leq (0,2|8|12|13) \times (A|B|C|D) = \leq (0,2|8|12|13)

S-17 W (AIBICID) = 2 (2/12/13)


W (A18 FID) = ABC1 + A8 CD

X (AIBICID) = E (7 (81910) 11/12/13/14/15)



.. X (ABICID) = A +BCD

4 (AIBICID) = 2 (012131415161718,10,11115)



$$\frac{1010}{6|p|} \frac{1011}{1011} \frac{0100}{0101}$$

": Y(AIB, CID) = BIDI +CD +AIB.

 $z(A_1B_1(D)) = A_1^{|B|}C_1D + A_1^{|B|}C_1D + A_1^{|B|}C_1D + A_1^{|B|}C_1D$.

Papagramming Table.

1000	
Popodud Team	Inputs Outputs
	ABCDWWXYZ
1. ABC	1110
2- A'BICD'	00010-11-1-
3. A :	
y. BCD	
5. W	
6. Ac'b'	
7. A/8/c/D	0 0 0 1 - 1 - 1 - 1
8.8/D/	
	- - - -
9. CD	0 1
10. A'B	

