
Digital Election (Co
2728109_ 2728109
Analog signals Broary Numbers system
sinosofidal signal ASCII volue.
The state of the s
Continuous signal
Base con Raden of the number system.
0,1,2,, a - digits of the decimal system
0,1 - digita of the bindry system
· (345), a de cimal system
(10111)2 => Binary system.
ALU = Arithmetic Logic Units
ALU = minimore 23
Logic Grater:
V Janice which will restory costions
logical operations such as multiplication, Addition
Complement).
(9) AND Grate (9) OR Grate (9) OR Grate
(999) NOT Grate
(92) X DD (Ex-OR Grate (Exclusive OR Grate)
(v) X NOR (on Ex-NOR Grate (Exclusive NOR Grate)
(49) NAND Grate & Universal Grater (Je) NOR Grate
(SP) NOR GIATE)

- -) Symbol
- -) Boolean function (on Output function
- Truth Table

AND Grate:



Two inputo AND Grate

the Boolean Synction of AND gate Ry Y= A.B.

= 2 1/P

= 2 = 4 combination.

	Ω	С	bec
*	В		vec
0	0 -	0	0
0	0	1	11
10	451-7	0	2
0		-	3
	0	0	1 4 -
	10-	-1-1	5
	1	10	6
	-1	1	1
1		_ ,	

JON.	ith 7	Table	_
III	P	olp	
A	В	Y	
0	0	0	
10	1	0	(J.
1	10	10	0
-1-1		12	

124 P. 30X

OR Gate: The Boolean function of OR Grate is Y= A+B Truth Table olp TIP 0 0 (Foreston) Boolean function of NOT Grate is = Y = A on A Complement operation. 0/10 I/P A XOR Gates

Boolean Lynction is Y = ABB. (on AB+AB.

0 x / + / x 0 = 0 0 x0 +1x1 =1 1x1 +0x0 =1 (x0+0x1=0.


same ilps ajobé =0 tiffement ilps ques = 1.

Tryth Table				
I(p		0/6		
Α	В	4	1	
0	0	0	-\	
0	1	1.1		
1	0	4 1	1	
1	1	0		

ABBE C = ABE + ABC + ABC

XNOR Gote:





function is Y= AOB (AOB & AB+ AB

2 CUAN

Y= (AB+AB)


$$Y = (\overline{A} + \overline{\overline{B}})(\overline{\overline{A}} + \overline{B})$$

$$Y = (\overline{A} + B)(A + \overline{B})$$

		3353	
1	P	olp	
A.	B	Y	
0	0	Jan J	
0	10/	0-	
1-1	0	0	١
1413	الم الم	3/3/140	1


$$0.0+1.0 = 0$$

 $0.0+0.1 = 0$
 $1.0+0.1 = 0$





Implementation of Basic Grates with NOR Gates-(9) AND grade with NOR Grades Y = (A+B) = A . B = A . B (8P) QR Grate with NOR Grate: Y= A+B = A+B (99) NOT Grate with NOR Grate: Y= A (91) XOR Grate with NOR Grate: (A.B + (A+B)) $\overline{(A \cdot B)} \cdot (A + B) = (\overline{A} + \overline{B}) (A + B)$ = AA+AB+BA+BB = AB+BA XOR Gate output.

: Y = 18+AB/



LATA MOTO





		17.0	ratio	Acres 4
pec	-I/p		olp	
	2	y	Carry	Sam
olo	10/11	0 1	0	Loor
1	0	1-	0	~T
2_	1	1.0	0	1
3	1	11	i il	0

x & y are Called ilpande Vaniables

in to the

(19) Boolean function (00 0 pequation Sum = Ty + Ty L K-map Carry = my Jusing Kannaugh -map (in) Implementation of Boolean function with logic gates. logic ciorcuit: Ilp quailable in both complements & take form. Sum = 77 + 74

Full Adder ?—

Tt 95 a combinational cioncuit which will add Three


Binary digits (01) 69+5.

No of inputs = 3 (X1)12).

No of outputs = 2 (sum, carry).


Sym = & (1,2,4,3)

(Boolean Lynction.




wx 300 01 11 10

two cells are said to be afacent it they are deffered by single bit (on position.



UL UNU



according to distailution theorem.

$$= 352 + 34493$$

$$= 3(93 + 4) + 43$$

$$= 3(93 + 4) + 43$$

$$= 3(943) + 43$$

$$= 3(1943) + 43$$

$$= 344343$$

(on 7 9 3 + 43 + xy

= 3(xg+y)+ny

= 3 ((xty) · (y+9))+1. = x (1(y+2))+43

= x3+y3+xy = xy +x3 +43

= ny 2+ y'(1(x+3))

(Simplify f (WIN1913) = E (011/213 1415/61+1819/10,12).

NX / "	00	01	11	10
00	0	1	3	2
01	4	5	7	26
- 117	1-2	13	15.	14
101	8	d	M.	10
, ,				

BCD Adder :-

BCD - Binary Coded Decimal

Binary code for Decimal digits.

i.e, 01/15/31---34 is known of BCD code

15 -> 11 11 35 -> 1000 11.

15 - 1111 (Binary Code 12 → 000 10 101 F BCD Code 1 -30010-Ayand

(3) > 00119 Addeny


Table dos BCD Addes :

Dec -	Einary Sym Dec BCD sym
۲,,	K 38 34 32 31 - 1 - C 58 54 52 51
0.	0 0 0 0 0 b. 0 0 0 0 0
1.	0 0 0 0 1
2.	6 6 0 1 0 2, 00010
3.	0.000111
ч.	00100,4.00100
5·	000101
	00111
7.	
8.	9, 0,10
10.	20/d (11-) 20 16. 10/01 0 010 0
	11. 11. 11. 11.
11.	0 1 0 1 1
12.	0 1 1 0 0
13. 14.	
8	01110 14. 10100
l2	0 1 1 1 15. 20 10 1
16,	10000 16. 10110
13.	10001-17. 10111
18	10010 18. 11000
lq	10011 19. 11001


- (3) Binary sum & BCD sum are the same up to 01001
- (98) If there is a carry in BCD sum then binary our and BCD sum are not equal.
 - (917) In order to differentiate first 10 combinations with remaining combinations, there must be correction factor.
 - =) To differentiate last 4 combinations with first 10 combinations k must be 1. (k=1)
 - oill from first 10 combinations 2, must be I and along with 3, either 3, to 32.
 - Ru) From that correction we can have the following equation.


C= K+ 382y+ 3832

<u>Decimal</u> <u>BCD</u>
0 0 0 0 0
2 - 0010
9 - 0100.
6 - 0110
4 - 0111
9 - 1001



1. f(w, 14, 1/2) = wy3+ wxy+wxx+wx3





Sequential cincult.

=) It es combination of combinational circuit of memory elements


=). Old depends on paresent

Combinational Circuit.

and in number of oldic

=) ofp depends on present

> No memony dement.



⇒ memory elements stone I bit of intormation, ⇒ present of p depends on present ilp as well as past of

State on Statur: At any given time the information stored in The Hip-Hops on latch.

Asynchronous sequential circuit => memory elements.


Synchronous sequential circuit => memory elements no

thip flops

NOF	3 G	ote	14	NAN	D_G	att
B	0	1		0	0	1
0	1	0		0	-1-	1
1	0	0		1	0.,	1
1	١	0	-	1	1	0
			the same of			

- J Food NOR Grate if any one 9/p is 1 then old will be 3140 intrespective of other i/8.
- olp will be I innespective of other ilp.

Latch + Corose coupled NOR Grate (on NAND Grate.




SR Latch with NOR Gates

= +ve logic o-TL

S	R	Q	উ
	0	(- 0
. 0	1 0 gul	1-5	10-
10	1-1-	0	11/
0	10	0	1-1
	of particular	Inc	leform inat
	-	F	orpiggen

In such a way that I remember that I depends on the situation I that also you need to consider:



Q(t)	S	R	Q(t+1)
0000	0011001	0 - 0 - 0 - 0 -	Indeterminate

Chanacternitic table con Truth Table

alt) riebsterette bresent old

a (tti) represents next olp.


when clock pulse (CP) Por 1 then the latch produces olp.


(91) When (P Pr'o' then the latch will not produce any olp.

, SR		T :		(
Q(t)	00	1_0	11	10
0			1	1
	D		X	
all s R				
1/1/	SET	00	J.Y.	1-1
0) [[1]	~ <u>1</u>	(H) R	oulin.	1. P 7
010	(4)	12.	*50,00	


.. Q (t+1) = S+Q(t) R. Dt Pr. characterstic equation.

clock pulse ((P) is duays one (1).





Q:



shift Registors and Countoris:

Registog &

(1) It is a group of Hip Hops each stone I bit of binary information.

(7) n-bpt register will have n-number of flipflops.

Shift registor:

It is a registor capable of shifting binary intormation held in each cell to its neighbowing cells in a selected direction.

Counter-(nocountery is a oregistor that goes through pre-determined sequence of binary states.

(ii) N-bit country will have n-number of fliptlops and countr o' through 2n-1.

Shift Registors




fig: 4 bet shift registor. shift right operation.

Counters:

There are two types of counters (8) Ripple country (9) Sychronous counter.

Most significant Bit

. Com LSB = Least Significant bit

Logic-1: - material responsibilities from the formation of the first o

(1) Ao is complements by every clock pulse.


(in A) Pr complements when to changer from 2'to 0'.

(#1) Az is complements when A, changes from 1 to 0.


(PN) Az 92 complements when Az changes from 1 to 0.

" to 85 complements but every clock pulse.

(n) A bit at particular postron will be complemented if at all all the bits on the previous postrons.



Billiand Ed Mep Lowers Constrol 8-



Micolo Controller: Embaded system esdes combination of Hardware & software (DIt is small computed which consists (PUI Memory) posts . etc. > Home appliances an Applications to intubrice * Agriculture Defence. => 8051 Micoro Controller block dragram INT-D) 2117-21. Interrup t On chip on chip Timez-b Control RAM Rom Trmen-1 BUS OSC Pont ALDE VILL 30p7 4 to 30 M 43 Les LOMPTICE INTO - Internet of INT 1' -> Intersupt 1' - central Processing Unit

TXD - Transmit Data RXD y Recieve Data OSC - OSCAllator. Ilo - Input Contrat RAM -> Random Access Memory. ROM -> Read Only Memory . = constant => 8051 micro controller was developed by INTEL in 1981 =) It 95 a 8- 184 miczo controller. -> 12 mHz clock signal. => 2 timers they are 16-69+ ROM - 4Kb RAM - 128 byten. CPUin It is like prain of micro contatolled which monitors and pertoning various tasks of the controller. Memory: Memory two types (9) Róm - 4Kb. (Dt 85 8° red). (9) RAM - 128 bytes. Rom: The many facturery will program. The Rom. RAM: The usear can paragram the RAM Ilo bostos There are 4 I 0 ports. through these posts external (a) peripheral devicer will be connected.

\$ => Bidforectional

I unidirectional

prosessing loretries 1- 093

Serial Postor

Jn order to transmit (2) specesive data serial post will

be used.

Timests:

1+ is having two timests each har 16 bit.

To find out palse width (in interpral a timest will be used.

BUS's
Group (on Collection of Wirren.

It acts an channel (or) medium blu different blocks.

Address bys - 16 bit (16 wines)

Data bys - 8 bit (8 wines)

OSC: Oscallator
To generate clock signal frequency.

Interuptor
To hold the current priogram and to run some other
priogram the interluptor will be used.