ECEN3002 Lab2

25 points

Due Thursday, September 10th, 345pm

Learning how to deal with FPGA pinouts, and understanding your options for how you can do so is a very important skill to acquire. The purpose of this lab is provide guidelines for the different options, and have you work through those options and understand the steps. At points along this lab are questions for you to answer. Please answer the questions honestly as it will not impact your grade. The goal is to have everyone successfully complete the lab.




Using your Lab1 project, compile the project and verify that all pins are correctly assigned, the design works on your DE10-Standard board.



2. Close Quartus. Make a backup copy of your .qsf file. Remove all pin assignment information from your current project .qsf file.



- 3. Rerun the project and confirm the missing pin assignments using these methods:
 - a. Filter on I/O in the Quartus Transcript Window



- b. In the Table of Contents in the Compilation Report, Fitter > Resource Section All Package Pins (sort on User Assignment)
- c. In the Table of Contents in the Compilation Report, Fitter > Resource Section > I/O Standards Section > I/O Assignment Warnings




In your Quartus project, Assignments > Back-Annotate Assignments, and rerun your project. Since the only thing you changed was pin assignments, you can run Rapid Recompile (use the drop down in the Tasks pane, then click on the first item in the task list).



a. Recheck the pin assignments like you did in #3 above. The pins should now be assigned, but recognize that the assignments are random and do not match your DE10-Standard board.

Note: When you ran the Quartus project with no pin assignments, the Quartus fitter provided random assignments in order to complete the entire compilation flow. In order to update your .qsf file with the fitter assignments, you must run the Back-Annotate Assignment step. Once you do this, your project .qsf file will contain the fitter assignments.



7. Open the .csv file that was exported from Pin Planner in step 5. Edit the lines containing KEY[0] and KEY[1] by putting in the I/O Locations and I/O Standard setting that match your DE10-Standard board. Note that you need to change the Location field, not the Fitter Location field.


a. Save the .csv file.

b. Assignments > Import Assignments, and read in the .csv file.

export_assignments, and verify your changes are now in the .qsf file.

d. Recompile your design. Did you get errors?

Did you get errors?:						
Error	imper	Fing	CSV -	1:1	not	recompile
Do you understand w	vhy?:	<u>J</u>				•



J a.	Close Quartus, and remove all pinout constraints from your .qsf file. Open Quartus.
√ b.	Open the exported .tcl file, and remove all constraints except constraints for CLOCK_50, KEY[0] and KEY[1].
√ c.	source the .tcl file again, export_assignments, and recompile
	You should see CLOCK_50, KEY[0], and KEY[1], correctly assigned. Verify this
V _f	using your preferred method.
J e.	using your preferred method. Back Annotate your current pinout.
	rectly Assigned?: 1/4, 4 if you count LEDRL9
9. Open I	Pin Planner. Modify the locations of some or all remaining incorrectly placed pins
	Pin Planner.
	You can drag and drop pins on the BGA graphic, or
	Use the All Pins view at the bottom of the screen to reassign locations.
	Make all LEDR pins 4ma drive strength and slow slew rate.
√ d.	If you don't correct all pin assignments using Pin Planner, use your method of choice to complete the correct assignments. Follow the approaches you took earlier in this lab.
All Pins Assign	ned Correctly?: 145, Jia IVL
	m that your design runs correctly on your DE10-Standard board. sign Run Properly?:

