



Board 2 Report - Sam Freed

Engineering Requirements

1. Board is powered using a 5V barrel-connector style AC to DC regulator.
2. Low Dropout Regulator (LDO) outputs a steady 3.3V power signal.
3. Indicator LEDs are placed throughout the board to represent the power and signal status of various components.
4. A 555 timer generates a square wave signal at approximately 500Hz and a 65% duty cycle when unloaded.
5. Hex inverters are used to invert signals, both power signals and PWM signals from the output of the 555 timer.
6. The quiet high, quiet low, and inverted 555 signals should be observable using voltage test points.
7. Hex inverters are placed in two different structures: one with good noise-reduction practices, one with poor noise-reduction practices.
8. Switches allow for a division between the different stages of the circuit.


Board Images: From Sketch to Board






Key Signals

1. 555 Voltage Output, Unloaded



- Frequency: 698 Hz - higher than 460Hz from lab 1 but as expected
- Duty Cycle: 65% - matches previous expectations
- Rise Time: 87.7ns - matches previous expectations
- Top Voltage: 4.79V - matches previous expectations

2. Good Noise-Reduction Structure Outputs




- Yellow Signal - signal from 555 timer triggering the scope capture, 5.6ns rise time
- Pink Signal - QHI signal from hex inverter with good design, ~100mV switching noise
- Orange Signal - QLO signal from hex inverter with good design, ~50mV switching noise

3. Poor Noise-Reduction Structure Outputs



- Yellow Signal - signal from 555 timer triggering the scope capture, 8.9ns rise time
- Pink Signal - QHI signal from hex inverter with poor design, >600mV switching noise
- Orange Signal - QLO signal from hex inverter with good design, 200mV switching noise

4. Noise on 3V3 LDO Output



- Yellow Signal - signal from 555 timer triggering the scope capture
- Pink Signal - noise on 3.3V rail when poor design was active
- Orange Signal - noise on 3.3V rail when good design was active

Seven Steps

- POR - The basic structure of the plan of record was provided by the lab guidance, with the goals largely being to recreate the board structure we had been experimenting with in the prior lab session.
- Preliminary BOM - This was also based on the previous board, however, some of my peers faced some issues with stock concerns from our manufacturer.
- Final Schematic and BOM - These were finalized as I recreated the board in my own structure.
- Board Layout and Parts - Completing my own layout was somewhat difficult, as the design rules I had set for trace widths did not transfer over properly, so all of the traces ended up being 15mil, the Altium default. Aside from this, this step was relatively easy, especially without having to order parts on my own.

5. Assembly - I did not attempt my own assembly, so the pre-assembled JLCPCB boards were used for testing.
6. Bring Up/Troubleshoot/Test - Verification of connectivity and part functionality was done by hand, using the separator switches that were placed throughout the design.
7. Documentation - Documentation is being developed as I type this document!

Takeaways

The most important thing I will be taking away from this project is the importance of noise reduction, as this lab aimed to show. The amount of noise on the quiet high of the poor design - dropping more than half a volt on the rising edge - was more than I expected, and I will definitely be aware of the better design practices in the future. I also recognize the importance of using switches and other separators between various stages of a PCB. I did not include switches in my next board design, and I now am more uncertain about the success of my Golden Arduino because I have no way to ensure that power is conditioned properly without connecting the rest of the items on the board, namely the microcontroller.