




EPROM-PLA



CHIP SELECTS HEADER



ension headers.

Spare

Diagram illustrating the connection of a 74LS00 NAND gate (U3A) and a 74LS00 component. The 74LS00 NAND gate (U3A) has inputs 1 and 2 connected to GND, and output 3 marked with an 'X'. The 74LS00 component has VCC connected to 5V, GND connected to GND, and pin 7 connected to GND. Bypass capacitors C9 and C10 are shown connected between 5V and GND with a value of 0.1.

CLCD PLA

Id: 1/1