

COSE222, COMP212 Computer Architecture Assignment #6

Solutions

Prepared by Sunhee Kong

Exercise 5.2.1

	4 16 bytes = 4 × 32 bits
--	-----------------------------

Exercise 5.2.2

a.	I, J, B[I][0]
b.	I, J

Exercise 5.2.3

a.	A[I][J]
b.	A[J][I]

Exercise 5.3.1

a.	Word Address	Binary Form* (Byte Address)	Tag	Index	Hit/Miss
	3	0000 0000 0000 0000 0000 0000 0000 1100	0...0000	0011	Miss
	180	0000 0000 0000 0000 0000 0010 1101 0000	0...1011	0100	Miss
	43	0000 0000 0000 0000 0000 0000 1010 1100	0...0010	1011	Miss
	2	0000 0000 0000 0000 0000 0000 0000 1000	0...0000	0010	Miss
	191	0000 0000 0000 0000 0000 0010 1111 1100	0...1011	1111	Miss
	88	0000 0000 0000 0000 0000 0001 0110 0000	0...0101	1000	Miss
	190	0000 0000 0000 0000 0000 0010 1111 1000	0...1011	1110	Miss
	14	0000 0000 0000 0000 0000 0000 0011 1000	0...0000	1110	Miss
	181	0000 0000 0000 0000 0000 0010 1101 0100	0...1011	0101	Miss
	44	0000 0000 0000 0000 0000 0000 1011 0000	0...0010	1100	Miss
	186	0000 0000 0000 0000 0000 0010 1110 1000	0...1011	1010	Miss
	253	0000 0000 0000 0000 0000 0011 1111 0100	0...1111	1101	Miss
* The upper 30 bits surrounded by a border is block address. * The 28 bits shaded yellow is tag and other 4 bits shaded blue is index.					
b.	Word Address	Binary Form* (Byte Address)	Tag	Index	Hit/Miss
	21	0000 0000 0000 0000 0000 0000 0101 0100	0...0001	0101	Miss
	166	0000 0000 0000 0000 0000 0010 1001 1000	0...1010	0110	Miss
	201	0000 0000 0000 0000 0000 0011 0010 0100	0...1100	1001	Miss
	143	0000 0000 0000 0000 0000 0010 0011 1100	0...1000	1111	Miss
	61	0000 0000 0000 0000 0000 0000 1111 0100	0...0011	1101	Miss
	166	0000 0000 0000 0000 0000 0010 1001 1000	0...1010	0110	Hit
	62	0000 0000 0000 0000 0000 0000 1111 1000	0...0011	1110	Miss
	133	0000 0000 0000 0000 0000 0010 0001 0100	0...1000	0101	Miss

111	0000 0000 0000 0000 0000 0001 1011 1100	0...0110	1111	Miss
143	0000 0000 0000 0000 0000 0010 0011 1100	0...1000	1111	Miss
144	0000 0000 0000 0000 0000 0010 0100 0000	0...1001	0000	Miss
61	0000 0000 0000 0000 0000 0000 1111 0100	0...0011	1101	Hit

* The upper 30 bits surrounded by a border is block address.
 * The 28 bits shaded yellow is tag and the 4 bits shaded blue is index.

Exercise 5.3.2

a.	Word Address	Binary Form* (Byte Address)	Tag	Index	Hit/Miss
	3	0000 0000 0000 0000 0000 0000 0000 1100	0...0000	001	Miss
	180	0000 0000 0000 0000 0000 0010 1101 0000	0...1011	010	Miss
	43	0000 0000 0000 0000 0000 0000 1010 1100	0...0010	101	Miss
	2	0000 0000 0000 0000 0000 0000 0000 1000	0...0000	001	Hit
	191	0000 0000 0000 0000 0000 0010 1111 1100	0...1011	111	Miss
	88	0000 0000 0000 0000 0000 0001 0110 0000	0...0101	100	Miss
	190	0000 0000 0000 0000 0000 0010 1111 1000	0...1011	111	Hit
	14	0000 0000 0000 0000 0000 0000 0011 1000	0...0000	111	Miss
	181	0000 0000 0000 0000 0000 0010 1101 0100	0...1011	010	Hit
	44	0000 0000 0000 0000 0000 0000 1011 0000	0...0010	110	Miss
	186	0000 0000 0000 0000 0000 0010 1110 1000	0...1011	101	Miss
	253	0000 0000 0000 0000 0000 0011 1111 0100	0...1111	110	Miss
* The upper 29 bits surrounded by a border is block address. * The 28 bits shaded yellow is tag and the 3 bits shaded blue is index.					
b.	Word Address	Binary Form* (Byte Address)	Tag	Index	Hit/Miss
	21	0000 0000 0000 0000 0000 0000 0101 0100	0...0001	010	Miss
	166	0000 0000 0000 0000 0000 0010 1001 1000	0...1010	011	Miss
	201	0000 0000 0000 0000 0000 0011 0010 0100	0...1100	100	Miss
	143	0000 0000 0000 0000 0000 0010 0011 1100	0...1000	111	Miss
	61	0000 0000 0000 0000 0000 0000 1111 0100	0...0011	110	Miss
	166	0000 0000 0000 0000 0000 0010 1001 1000	0...1010	011	Hit
	62	0000 0000 0000 0000 0000 0000 1111 1000	0...0011	111	Miss
	133	0000 0000 0000 0000 0000 0010 0001 0100	0...1000	010	Miss
	111	0000 0000 0000 0000 0000 0001 1011 1100	0...0110	111	Miss
	143	0000 0000 0000 0000 0000 0010 0011 1100	0...1000	111	Miss
	144	0000 0000 0000 0000 0000 0010 0100 0000	0...1001	000	Miss
	61	0000 0000 0000 0000 0000 0000 1111 0100	0...0011	110	Hit
* The upper 29 bits surrounded by a border is block address. * The 28 bits shaded yellow is tag and the 3 bits shaded blue is index.					

Exercise 5.4.1

a.	<p>8-word</p> <p>3-bit block offset can represent $2^3 = 8$ different words in a cache line.</p>
b.	<p>16-word</p> <p>4-bit block offset can represent $2^4 = 16$ different words in a cache line.</p>

Exercise 5.4.2

a.	<p>32 entries</p> <p>5-bit index can represent $2^5 = 32$ different entries.</p>
b.	<p>64 entries</p> <p>6-bit index can represent $2^6 = 64$ different entries.</p>

Exercise 5.4.3

a.	<p>1.094</p> <p>(Without V and D bits, the answer would be 1.086)</p> <p>Assuming we have one valid bit and one dirty bit in our cache implementation, the cache entry looks as below:</p> $\frac{\text{Total bits}}{\text{Data storage bits}} = \frac{(V + D + \text{Tag} + \text{Data})}{\text{Data}} = \frac{1 + 1 + 22 + 256}{256} = 1.094$
b.	<p>1.043</p> <p>(Without V and D bits, the answer would be 1.039)</p> <p>Assuming we have one valid bit and one dirty bit in our cache implementation, the cache entry looks as below:</p> $\frac{\text{Total bits}}{\text{Data storage bits}} = \frac{(V + D + \text{Tag} + \text{Data})}{\text{Data}} = \frac{1 + 1 + 20 + 512}{512} = 1.043$

Exercise 5.4.4

a.	4 blocks												
	Byte Address	0	4	16	132	232	160	1024	30	140	3100	180	2180
	Index	0	0	0	4	7	5	0	0	4	0	5	4
	Hit/Miss	M	H	H	M	M	M	M	M	H	M	H	M
	Replace	N	N	N	N	N	N	Y	Y	N	Y	N	Y
* $Index = (Block\ Addr) \bmod (\# of\ Entries) = \{Address \gg (Block\ off + Byte\ off)\} \bmod (\# of\ Entries) = \lfloor Address/2^5 \rfloor \bmod 32$													
b.	0 blocks												
	Byte Address	0	4	16	132	232	160	1024	30	140	3100	180	2180
	Index	0	0	0	2	3	2	16	0	2	48	2	34
	Hit/Miss	M	H	H	M	M	H	M	H	H	M	H	M
	Replace	N	N	N	N	N	N	N	N	N	N	N	N
* $Index = (Block\ Addr) \bmod (\# of\ Entries) = \{Address \gg (Block\ off + Byte\ off)\} \bmod (\# of\ Entries) = \lfloor Address/2^6 \rfloor \bmod 64$													

Exercise 5.4.5

a.	0.33												
	Byte Address	0	4	16	132	232	160	1024	30	140	3100	180	2180
	Index	0	0	0	4	7	5	0	0	4	0	5	4
	Hit/Miss	M	H	H	M	M	M	M	M	H	M	H	M
	Replace	N	N	N	N	N	N	Y	Y	N	Y	N	Y
* $Index = (Block\ Addr) \bmod (\# of\ Entries) = \{Address \gg (Block\ off + Byte\ off)\} \bmod (\# of\ Entries) = \lfloor Address/2^5 \rfloor \bmod 32$													
b.	0.5												
	Byte Address	0	4	16	132	232	160	1024	30	140	3100	180	2180
	Index	0	0	0	2	3	2	16	0	2	48	2	34
	Hit/Miss	M	H	H	M	M	H	M	H	H	M	H	M
	Replace	N	N	N	N	N	N	N	N	N	N	N	N
* $Index = (Block\ Addr) \bmod (\# of\ Entries) = \{Address \gg (Block\ off + Byte\ off)\} \bmod (\# of\ Entries) = \lfloor Address/2^6 \rfloor \bmod 64$													

Exercise 5.7.1

a.	P1 : 1.52 GHz
	P2 : 1.11 GHz
	1 second/0.66 ns = 1.52G
	1 second/0.90 ns = 1.11G
b.	P1 : 0.926 GHz (926 MHz)
	P2 : 0.495 GHz (495 MHz)
	1 second/1.08 ns = 0.926G
	1 second/2.02 ns = 0.495G

Exercise 5.7.2

a.	P1 : 6.26 ns
	P2 : 5.1 ns
	AMAT = Hit time + Miss rate \times Miss penalty
	AMAT _{P1} = 0.66ns + 8.0% \times 70ns
b.	P1 : 3.46 ns
	P2 : 4.05 ns
	AMAT = Hit time + Miss rate \times Miss penalty
	AMAT _{P1} = 1.08ns + 3.4% \times 70ns
c.	AMAT _{P2} = 2.02ns + 2.9% \times 70ns

Exercise 5.7.3

a.	<p>P1 : 4.05 CPI P2 : 2.68 CPI</p> <p>⇒ P2 is faster than P1.</p> <p>L1 miss penalty_{P1} = 70ns = 70ns/0.66ns (cycles) = 106 cycles CPI_{P1} = 1 + 0.36 × (0.08 × 106) = 4.02 L1 miss penalty_{P2} = 70ns = 70ns/0.90ns (cycles) = 78 cycles CPI_{P2} = 1 + 0.36 × (0.06 × 78) = 2.68</p>
b.	<p>P1 : 1.80 CPI P2 : 1.37 CPI</p> <p>⇒ P2 is faster than P1.</p> <p>L1 miss penalty_{P1} = 70ns = 70ns/1.08ns (cycles) = 65 cycles CPI_{P1} = 1 + 0.36 × (0.034 × 65) = 1.80 L1 miss penalty_{P2} = 70ns = 70ns/2.02ns (cycles) = 35 cycles CPI_{P2} = 1 + 0.36 × (0.029 × 35) = 1.37</p>

Exercise 5.7.4

a.	<p>6.42 ns, Worse</p> <p>AMAT = Hit time + Miss rate × Miss penalty AMAT_{P1} = 0.66ns + 8.0% × {5% × 5.62ns + 95% × (5.62ns + 70ns)} = 6.42ns</p>
b.	<p>3.50 ns, Worse</p> <p>AMAT = Hit time + Miss rate × Miss penalty AMAT_{P1} = 1.08ns + 3.4% × {32% × 23.52ns + 68% × (23.52ns + 70ns)} = 3.50ns</p>

Exercise 5.7.5

a.	<p>4.16 CPI</p> <p>L2 \$ access time = 5.62ns L1 miss penalty = 5.62ns/0.66ns (cycles) = 9 cycles Extra penalty = 70ns/0.66ns (cycles) = 106 cycles CPI_{P1} = 1 + 0.36 × {0.08 × (5% × 9 + 95% × (9 + 106))} = 4.16</p>
b.	<p>1.81 CPI</p> <p>L2 \$ access time = 23.52ns L1 miss penalty = 23.52ns/1.08ns (cycles) = 22cycles Extra penalty = 70ns/1.08ns (cycles) = 65 cycles CPI_{P1} = 1 + 0.36 × {0.034 × (32% × 22 + 68% × (22 + 65))} = 1.81</p>