



Seung Jun Baek

1. Draw the logic diagram of a 2-to-4-line decoder using NOR gates only. Include an enable input.

Sol:

2. Construct a 4-to-16-line decoder with five 2-to-4-line decoders with enable.

Sol:

3. Using a decoder and external gates, design the combinational circuit defined by the following three Boolean functions:

$$F_1 = x'yz' + xz$$

$$F_2 = xy'z' + x'y$$

$$F_3 = x'y'z' + xy$$

Sol: The functions can be implemented by applying OR to proper outputs of decoder given by D_0, \dots, D_7 .

$$F_1 = D_2 + D_5 + D_7$$

$$F_2 = D_2 + D_3 + D_4$$

$$F_3 = D_0 + D_6 + D_7$$

4. An 8×1 multiplexer has inputs A, B, and C connected to the selection inputs S_2 , S_1 , and S_0 , respectively. The data inputs I_0 through I_7 are as follows:

$$I_1 = I_2 = I_7 = 0; I_3 = I_5 = 1; I_0 = I_4 = D; \text{ and } I_6 = D'$$

Determine the Boolean function that the multiplexer implements.

Sol: $F(A, B, C, D) = \sum(1, 6, 7, 9, 10, 11, 12)$

5. Implement the following Boolean function with a 4×1 multiplexer and external gates.

$$F_1(A, B, C, D) = \sum(1, 3, 4, 11, 12, 13, 14, 15)$$

Sol: When $AB = 00$, $F = D$

When $AB = 01$, $F = (C + D)'$

When $AB = 10$, $F = CD$

When $AB = 11$, $F = 1$

6. A PN flip-flop has four operations: clear to 0, no change, complement, and set to 1, when inputs P and N are 00, 01, 10, and 11, respectively.

(a) * Derive the characteristic equation.

Sol:

(a) $PQ' + NQ$

7. A sequential circuit has one flip-flop Q, two inputs x and y, and one output S. It consists of a full-adder circuit connected to a D flip-flop, as shown in Fig. P5.7. Derive the state table and state diagram of the sequential circuit.

Sol: $S = x \oplus y \oplus Q$

$$Q(t+1) = xy + xQ + yQ$$




FIGURE P5.7

8. Derive the state table and the state diagram of the sequential circuit shown in Fig. P5.8 .Explain the function that the circuit performs. (HDL-see Problem 5.36.)




FIGURE P5.8

Sol: A counter with a repeated sequence of 00, 01, 10




Figure 1

9. Find the critical path in Fig 1.

Sol: A to first inverter, then lower NAND gate, then upper NAND gate and then AND gate to F.




Figure 2

10. For Fig. 2 assume that

- (a) setup time is 2 ns
- (b) hold time is 2 ns
- (c) propagation delay of one inverter is 1 ns
- (d) propagation delay from the clock edge to flip-flop output is 1 ns
- (e) Clock frequency is 100 MHz.

How many inverters can be put in order to satisfy timing constraints?

Sol: One clock cycle is 10ns. We must meet the setup time (2ns), so the signal must arrive at *B* within 8ns. The value at *A* will change after 1ns (propagation delay of flip-flop), so the signal has 7ns to propagate over. Thus at most 7 inverters.




FIGURE 5.16

11. For the circuit described by the state diagram of Fig. 5.16

- (a) * Determine the state transitions and output sequence that will be generated when an input sequence of 010110111011110 is applied to the circuit and it is initially in the state 00.

Sol: Present state: 00 00 01 00 01 11 00 01 11 10 00 01 11 10 10

Input: 0 1 0 1 1 0 1 1 1 0 1 1 1 1 0

Output: 0 0 1 0 0 1 0 0 0 1 0 0 0 0 1

Next state: 00 01 00 01 11 00 01 11 10 00 01 11 10 10 00

12. For state table given by Table 1 tabulate the reduced state table.

Table 1: table

	Next State		Output	
Present State	x =0	x =1	x =0	x =1
a	f	b	0	0
b	d	c	0	0
c	f	e	0	0
d	g	a	1	0
e	d	c	0	0
f	f	b	1	1
g	g	h	0	1
h	g	a	1	0

Sol:

Table 2: table

	Next State		Output	
Present State	0	1	0	1
a	f	b	0	0
b	d	a	0	0
d	g	a	1	0
f	f	b	1	1
g	g	d	0	1

13. Design a sequential circuit with two D flip-flops A and B, and one input x_{in} . When $x_{in} = 0$, the state of the circuit remains the same. When $x_{in} = 1$, the circuit goes through the state transitions from 00 to 01, to 11, to 10, back to 00, and repeats.

Sol: $DA = Ax' + Bx$

$DB = A'x + Bx'$