



6. Registers, Counters and Memory

#### **6.1 REGISTERS**

**Register-** a group of binary cells suitable for holding binary information.






- □Clock=0 ;unchanged
- □Clear=0 ;clearing the register to al I 0's prior to its clocked operation.



## 6.1 REGISTERS - Register with Parallel Load




- □Clock=1 ;input information
  - ->loading
- □Clock=0 ;the content of the re gister ->unchanged
- □Load input=1; the I inputs are transferred into the register
- □Load input=0; maintain the content of the register



### **6.2 SHIFT REGISTERS**


**Shift register-**capable of shifting its binary information in one or both dir ections



The simplest shift register



### **6.2 SHIFT REGISTERS** - Serial Transfer



To prevent the loss of information stored in the source register




## 6.2 SHIFT REGISTERS - Serial Transfer

# Serial-Transfer Example

Timing pulse	Shift register A	Shift register B	Serial output of B
Initial value	1011	0 0 1 0	0
After T <sub>1</sub>	1101	1001	1
After T <sub>2</sub>	1110	1100	0
After T₃	0111	0110	0
After T₄	1011	1011	1



### 6.2 SHIFT REGISTERS - Serial Addition



#### **Operation**

- □the A register ->augend ,the B register ->addend ,carry ->0
- ☐ The SO of A and B provide a pair of significant bits for the FA
- ☐ Output **Q** gives the input carry at **z**
- ☐ The shift-right control enables both registers and the carry flip-flop.
- ☐The sum bit from **S** enters the leftmost flip-flop of **A**



### 6.2 SHIFT REGISTERS - State Table for Serial Adder

Present value of carry

State Table for Serial Adder

Output carry

Present State	Inp	uts	Next State	Output	Flip-Flop Inputs		
Q	X y		Q	S	JQ	KQ	
0	0	0	0	0	0	Х	
0	0	1	0	1	0	X	
0	1	0	0	1	0	X	
0	1	1	1	0	1	X	
1	0	0	0	1	X	1	
1	0	1	1	0	X	0	
1	1	0	1	0	X	0	
1	1	1	1	1	X	0	

$$JQ = xy$$
  
 $KQ = x'y' = (x+y)$  By k-map  
 $S = x \oplus y \oplus Q$ 



## 6.2 SHIFT REGISTERS - Second form of Serial Adder





Fig. 6-6 Second form of Serial Adder



## 6.2 SHIFT REGISTERS - Second form of Serial Adder

## Universal Shift Register



 $\Box S_1$ ,  $S_0 \rightarrow 0$ , 0; No change

 $\Box S_1$ ,  $S_0 \rightarrow 0$ , 1; Shift right

 $\Box S_1$ ,  $S_0 \rightarrow 1$ , 0 ;Shift left

 $\Box S_1$ ,  $S_0 \rightarrow 1$ , 1; Parallel load

Parallel inputs



## **6.3 RIPPLE COUNTERS**




Fig. 6-8 4-Bit Binary Ripple Counter



# **6.3 RIPPLE COUNTERS** - Binary Ripple Counter

Count sequence A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>		Conditions for Comple menting
0 0 0 0 0 0 1 0 0 1 0 0 1 0 1 0 0 1 0 1 0 1 1 0 0 1 1 1 	Complement Ao	Ao will go from 1 to 0 and complement A <sub>1</sub> Ao will go from 1 to 0 and complement A <sub>1</sub> ; A <sub>1</sub> will go from 1 to 0 and complement A <sub>2</sub> Ao will go from 1 to 0 and complement A <sub>1</sub>



# **6.3 RIPPLE COUNTERS** - BCD Ripple Counter




Fig. 6-9 State Diagram of a Decimal BCD-Counter




Fig. 6-10 BCD Ripple Counter



## 6.3 RIPPLE COUNTERS - BCD Ripple Counter

## Operation

- 1. Q<sub>1</sub> is complemented on the negative edge of every count pulse.
- 2. Q<sub>2</sub> is complemented if Q<sub>8</sub>=0 and Q<sub>1</sub> goes from 1 to 0. Q<sub>2</sub> is cleared if Q<sub>8</sub>=1 and Q<sub>1</sub> goes from 1 to 0.
- 3. Q<sub>4</sub> is complemented when Q<sub>2</sub> goes from 1 to 0.
- 4 .Q $_8$  is complemented when  $Q_4Q_2$ =11 and  $Q_1$  goes from 1 to 0.  $Q_8$  is cleared if either  $Q_4$  or  $Q_2$  is 0 and  $Q_1$  goes from 1 to 0



# 6.3 RIPPLE COUNTERS - BCD Ripple Counter

#### Three-Decade Decimal BCD Counter




Fig. 6-11 Block Diagram of a Three-Decade Decimal BCD Counter

☐ To count from 0 to 999, We need a three-decade counter.

#### **6.4 SYNCHRONOUS COUNTERS**

- Synchronous Counters
  - Binary Counter
  - Up-Down Binary Counter
  - **OBCD** Counter
  - Binary Counter with Parallel Load
  - Other Counter



## **6.4 SYNCHRONOUS COUNTERS** - Binary Counter




Fig. 6-12 4-Bit Synchronous Binary Counter

- ☐ The first stage A₀ has its J and K equal to 1 if the counter is enabled.
- ☐ The other J and K inputs are e qual to 1 if all previous low-order bits are equal to 1 and the count is enabled.



## 6.4 SYNCHRONOUS COUNTERS - Up-Down Binary Counter




Fig. 6-13 4-Bit Up-Down Binary Counter

- **□Up** input control=1 ;count up (the **T** inputs receive their signals from the values of the previous normal outputs of the flip-flops.)
- □**Down** input control=**1**, **up** input control=**0**; count down
- □Up=down=0 ;unchanged state
- **□Up=down=1** ;count up



### 6.4 SYNCHRONOUS COUNTERS - BCD Counter

Table 6-5
State Table for BCD Counter

Present State		Next State				Output	Flip-Flop Inputs					
Q <sub>8</sub>	Q <sub>4</sub>	$Q_2$	Q <sub>1</sub>	Q <sub>8</sub>	Q <sub>4</sub>	Q <sub>2</sub>	Q <sub>1</sub>	у	TQ <sub>8</sub>	TQ <sub>4</sub>	TQ <sub>2</sub>	TQ <sub>1</sub>
0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	1	0	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	0	1
0	0	1	1	0	1	0	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	0	1
0	1	0	1	0	1	1	0	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	0	1
0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	0	1
1	0	0	1	0	0	0	0	1	1	0	0	1

$$TQ1 = 1$$

$$TQ2 = Q'8Q1$$

$$TQ4 = Q2Q1$$

$$TQ8 = Q8Q1 + Q4Q2Q1$$

$$y = Q8Q1$$



## 6.4 SYNCHRONOUS COUNTERS - Binary Counter with Parallel Load




Fig. 6-14 4-Bit Binary Counter with Parallel Load



## 6.4 SYNCHRONOUS COUNTERS - Binary Counter with Parallel Load

### BCD COUNTER using Binary Counter with Parallel Load




Fig. 6-15 Two ways to Achieve a BCD Counter Using a Counter with Parallel Load

- The **AND** gate detects the occurrence of state **1001 (9)** in the output. In this state, the load input is enabled and all-**0**'s input is loaded into register.
- □The **NAND** gate detects the count of **1010(10)**, a s soon as this count occurs the register is **cleared**.
- □ A momentary spike occ urs in output A2 as the count goes from 1001 to 101
  0 and immediately to 000
  0



#### **6.5 OTHER COUNTERS**

- Counter with Unused States
  - Don't care conditional Counter
- Ring Counter
- Johnson Counter



## **6.5 OTHER COUNTERS** - Counter with Unused States




Table 6-7




Fig. 6-16 Counter with Unused States

#### Except **011**,**111**

-	rese Stat			Nex Stat			Flip-	Flop	Inp	uts	
Α	В	C	A	В	C	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>	Jc	K
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	1	0	0	1	X	X	1	0	X
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	0	0	0	X	1	X	1	0	X



## 6.5 OTHER COUNTERS - Ring Counter





Fig. 6-17 Generation of Timing Signals

- ☐ A circular sift register with only one flip-flop being set at any par ticular time. ; all others are clear ed.
- ☐ The single bit is shifted from o ne flip-flop to the other.



### 6.5 OTHER COUNTERS - Johnson Counter



(b) Count sequence and required decoding

Fig. 6-18 Construction of a Johnson Counter

☐ A circular shift register with the c omplement output of the last flip-flop connected to the input of the fir st flip-flop.



#### 7.1 INTRODUCTION

#### **O** Memory

**RAM**(random access memory): read and write operation

**ROM**(read only memory) : only read operation

#### • Programmable Logic Device

**PLD**(programmable logic device)

**PLA**(programmable logic array)

PAL(programmable array logic)

FPGA(field programmable gate array (a) Conventional symbol




Fig. 7-1 Conventional and Array Logic Diagrams for OR Gate

#### 7.2 RANDOM-ACCESS MEMORY




Fig. 7-2 Block Diagram of a Memory Unit

- ☐ The address lines select one particul ar word.
- □ A decoder inside the memory accept s this address and opens the paths nee ded to select the word specified.



### 7.2 RANDOM-ACCESS MEMORY

# • 1024x16 Memory

#### Memory address

Binary	Decimal
0000000000	0
0000000001	1
0000000010	2
	:
	:
1111111101	1021
1111111110	1022
1111111111	1023

#### Memory content

1011010101011101					
1010101110001001					
0000110101000110					
: :					
1001110100010100					
0000110100011110					

The 1K \* 16 memory has 10 bits in the address and 16 bits in each word.



## 7.2 RANDOM-ACCESS MEMORY - Write and Read Operations

- ☐ Write operation
- 1.Transfer the binary address of the desired wo rd to the address lines.
- 2. Transfer the data bits that must be stored in memory to the data input lines.
- 3. Activate the write input

☐ Read operation

1.Transfer the binary address of the desired rd to the address lines.

2. Activate the read input.

**Table 7.1**Control Inputs to Memory Chip

Memory Enable	Read/Write	<b>Memory Operation</b>
0	X	None Write to selected word
1	1	Read from selected word



## 7.2 RANDOM-ACCESS MEMORY - Timing Waveforms




Fig. 7-4 Memory Cycle Timing Waveforms



# 7.2 RANDOM-ACCESS MEMORY - Types of Memories

Random access Memory -each word occupy one particular location.the access time is always the same
Sequential access Memory-information is read out only when the required word has been reached. the access time is variable.
■Volatile – Memory units lose the stored information when power is turned off. ■Nonvolatile-A nonvolatile memory retains its stored information after removal of power. ex) magnetic disk ,ROM(Read Only Memory)
Static RAM-The stored information remains valid as long as power is a pplied to the unit. Static RAM is easier to use and has shorter read and write cycles.
Dynamic RAM-The capacitors must be periodically recharged by refreshing the dynamic memory. Dynamic RAM offers reduced power consumption and larger storage capacity



### 7.3 MEMORY DECODING - Internal Construction




Fig. 7-5 Memory Cell

- ☐ The equivalent logic of a binary cell that stores one bit of information
- ☐ The binary cell stores one bit in its internal flip-flop
- □ It has three inputs and one output. The read/write input determines the cell operation when it is selected.



## 7.3 MEMORY DECODING - Internal Construction




Fig. 7-6 Diagram of a  $4 \times 4$  RAM



# 7.3 MEMORY DECODING - Internal Construction

☐ It has 16 binary cells
☐ Memory enable=0; all outputs of the decoder =0, none of the m
emory words are selected.
☐ Memory enable=1; one of the four words is selected. The read/
write input determines the operation.
☐ During the read operation, the four bits of the selected word go t
hrough <b>OR</b> gates to the output terminals.
☐ During the write operation, the data available in the input lines
are transferred into the four binary cells of the selected word.



## 7.3 MEMORY DECODING - Coincident Decoding




Fig. 7-7 Two-Dimensional Decoding Structure for a 1K-Word Memory



## 7.3 MEMORY DECODING - Address Multiplexing




Fig. 7-8 Address Multiplexing for a 64K DRAM



#### 7.4 ERROR DETECTION AND CORRECTION

```
8-bit data word =>11000100

Bit position 1 2 3 4 5 6 7 8 9 10 11 12

P<sub>1</sub> P<sub>2</sub> 1 P<sub>4</sub> 1 0 0 P<sub>8</sub> 0 1 0 0

P<sub>1</sub>=XOR of bits(3,5,7,9,11)=0 (XOR performs the odd function.)

P<sub>2</sub>=XOR of bits(3,6,7,10,11)=0

P<sub>4</sub>=XOR of bits(5,6,7,12)=1

P<sub>8</sub>=XOR of bits(9,10,11,12)=1

In memory, Bit position 1 2 3 4 5 6 7 8 9 10 11 12

0 0 1 1 1 0 0 1 0 1 0 0

When the 12 bits are read from memory ,The four check bits

C<sub>1</sub>=XOR of bits (1,3,5,7,9,11) C<sub>2</sub>=XOR of bits (2,3,6,7,10,11)

C<sub>3</sub>=XOR of bits (4,5,6,7,12) C<sub>4</sub>=XOR of bits (8,9,10,11,12)
```



### 7.4 ERROR DETECTION AND CORRECTION - Hamming code

```
Since the bits were stored with even parity C=C_8C_4C_2C_1=0000 (No error)

Bit position 1 2 3 4 5 6 7 8 9 10 11 12

0 0 1 1 1 0 0 1 0 1 0 0 No error

1 0 1 1 1 0 0 1 0 1 0 0 Error in bit 1

0 0 1 1 0 0 0 1 0 1 0 0 Error in bit 5

Check bits C_8 C_4 C_2 C_1

With error in bit 1: 0 0 0 0

With error in bit 5: 0 1 0 1

The error can be corrected by complementing the corresponding bit.
```



#### 7.4 ERROR DETECTION AND CORRECTION

- Single-Error Correction, Double-Error Detection

The **Hamming code** can detect and correct only a single error. Multiple errors are not detected.

To correct a single error and detect double errors ,we include the additional parity bit.

If C=0 and P=0 No error occurred

If C=1 and p=1 A single error occurred, which can be corrected

If C=1 and P=0 A double error occurred, which is detected but cannot be corrected

If C=0 and P=1 An error occurred in the P<sub>13</sub> bit



### 7.5 READ-ONLY MEMORY

**ROM**=Decoder + **OR** gates -permanent binary information is stored.




Fig. 7-9 ROM Block Diagram

k input lines and n output lines
The number of output lines ,n= the number of bits per word



### 7.5 READ-ONLY MEMORY

**ROM** = **AND** gates connected as a decoder + a number of **OR** gates 5 X 32 decoder has 32 **AND** gates and 5 inverters.




Fig. 7-10 Internal Logic of a  $32 \times 8$  ROM



### 7.5 READ-ONLY MEMORY


### • ROM Truth Table(Partial)

**Table 7-3** ROM Truth Table (Partial)

Inputs				Outputs								
14	13	12	11	10	 A7	A6	A5	A4	А3	A2	A1	AO
0	0	0	0	0	1	0	1	1	0	1	1	0
0	0	0	0	1	0	0	0	1	1	1	0	1
0	0	0	1	0	1	1	0	0	0	1	0	1
0	0	0 :	1	1	1	0	1 :	1	0	0	1	0
1	1	1	0	0	0	0	0	0	1	0	0	1
1	1	1	0	1	1	1	1	0	0	0	1	0
1	1	1	1	0	0	1	0	0	1	0	1	0
1	1	1	1	1	0	0	1	1	0	0	1	1



## 7.5 READ-ONLY MEMORY - Combinational Circuit Implementation



 $A_7(I_4,I_3,I_2,I_0)$ =Sum of minte rms(0,2,3,...,29)

Input->00011(3) Others-> all '0' Output->10110010

Fig. 7-11 Programming the ROM According to Table 7-3



## 7.5 READ-ONLY MEMORY - Combinational Circuit Implementation

#### • EXAMPLE 7-1




Fig. 7-12 ROM Implementation of Example 7-1



### 7.5 READ-ONLY MEMORY - Types of ROMs

For large quantities, **mask programming** is economical. For small quantities, programmable read-only memory(**PROM**) is more economical.(all '1's)

**PROM**- irreversible and permanent

**EPROM**(Erasable PROM)- can be restructured to the initial value(UV light->discharge)

**EEPROM**(Electrically erasable PROM)- can be erased with electrical signals instead ultra violet light.



### 7.5 READ-ONLY MEMORY - Combinational PLDs




Fig. 7-13 Basic Configuration of Three PLDs

- □A combinational PLD is an IC with programmable gates divided i nto an AND array and an OR array to provide an AND-OR sum of product implementation.
- ☐ Three major types PLDs
- (a) fixed AND array +programmable OR array
- (b)programmable AND array + fix ed OR array
- (c) programmable AND array + programmable OR array

