

Barre Chord: Efficient Virtual Memory Translation for Multi-Chip-Module GPUs

Yuan Feng*, Seonjin Na[†], Hyesoon Kim[†], Hyeran Jeon*


*University of California, Merced †Georgia Institute of Technology

MCM-GPU is a trend!

- Big data workloads require tremendously large compute and memory capability
 - Chip yield decreases as the die getting large
 - Multi-Chip Module (MCM) GPUs are on the market!

- Virtual Memory (VM) is essential to efficiently manage the resources
 - Smart page migration and allocation rely on VM
 - But is the VM translation efficient for MCM-GPU?










Baseline architecture

- A GPU package connected to Host CPU via PCIe
- A GPU package contains multiple GPU Chiplets
- Each Chiplet is a fully functional GPU
 - L1/L2 caches, L1/L2 TLBs
 - Dedicated DRAM
 - High-bandwidth Interconnection (768 GBps)








Virtual Memory Translation Performance


Speedup with more Page Table Walkers (PTWs)





Conventional wisdom provides limited help

- Traditional VM optimizations:
 - Big/super page?
 - TLB prefetching?
 - TLB sharing?






Idea: Leverage: threwindheæm Efficients Varltorativenhontstamms het in the control of the contro




Conventional Virtual Memory








Barre – Page Mapping in Coalescing Group Unit





Barre – Translate in Coalescing Group Unit!




VPNs in the same Coalescing Group can be calculated!

- Without Barre => 19 Page Table Walks
- With Barre => 7 Page Table Walks






Barre – Page Table Entry Revision









Start VPN (0x01) < 0xA < End VPN (0x0C)

→ In the same data











(0xA - 0x4) is integer multiple of interly. Gran (3)

→ In the same coalescing group










<u>0xA - 0x4</u> = 2 interlv. Gran (3)

→ 0xA is 2 GPUs away from 0x4


0x4 is in GPU 1

→ 0xA is in GPU 3










0x4's PFN0xB075GPU1's base address- 0xB000GPU3's base address+ 0xD000Done!0xD075







Barre – Simple with Room for Optimization

- GPU addresses are still translated on Host via slow PCIe
 - ⇒ Intra-GPU translation
- The coalescing group size is limited to the rumber of sharer GPUs
 - ⇒ Contiguity-aware coalescing group expansion

Full-Barre

- The address oblivious PTW scheduling drops the opportunities of coalesced PFN calculation.
 - ⇒ Coalescing-aware PTW scheduling




F-Barre – Intra-GPU Translation

<u>Idea</u>: Share coalescing information among chiplets and calculate!

Which remote chiplet has the coalescing group information?


Does this chiplet have coalescing group information?








F-Barre – Intra-GPU Translation






F-Barre – Contiguity-aware coalescing group expansion

<u>Idea:</u> Opportunistically expand coalescing group when memory allocation contiguity is observed.





F-Barre – Contiguity-aware coalescing group expansion



Limited by # of Chips
One page table walk per 4 PTE

Larger coalescing information sharing reach!

One page table walk per 8 PTE



Evaluation

- Cycle-level simulator MGPUSim
- GCN3-like GPU
- 4-chiplet
 - 768GBps inter-chip bandwidth
- CPU-GPU connection
 - ~150 cycle latency
 - PCle gen4 x16 bandwidth
- IOMMU
 - 16 PT walker
 - 48-entry page walk queue


Parameter	Value
Number of GPU chips	4
Number of SAs	4 per Chip
Number of CUs	16 per SA. 256 in total
L1 Vector Cache	16 KB, 4-Way, 16 MSHRs
L1 Inst Cache	32 KB, 4-Way, 16 MSHRs
L1 Scalar Cache	16 KB, 4-Way, 16 MSHRs
L2 Cache	2 MB, 16-way, 64 MSHRs
DRAM	1 TBps, 100ns latency [37]
L1 TLB	64 entries, fully connected, 16 MSHRs,
	1 cycle lookup latency, private to CU, LRU.
L2 TLB	512 entries, 16-Way, GPU chip-shared.
	10 cycle lookup latency, 16 MSHRs.
IOMMU	16 shared PTWs.
	500-cycle page table walks [25], [44],
	48 PW-queue entries.
CTA/Page Scheduling	LASP [20]
Inter-chip bandwidth	768 GB/s mesh, 32 cycle latency [3], [48]
CPU-GPU Connection	PCIe Gen4 x16. 150 cycle latency [24], [25]
Cuckoo Filter	9-bit fingerprint, 4-way, 256 Rows (1024 entries) per filter
Merged Coalescing group	2 by default
PEC buffer	5 entries of 118 bits each





Evaluation – Overall performance


1.53x MORE speedup with contiguity-aware coalescing



1.36x speedup over the SOTA



Evaluation – Scalability



More Chiplets, Larger Coalescing Groups, Better Speedup!



Evaluation – More details

- Breakdown
- Page migration
- GMMU
- Trans
- Please check our paper for more details!
- Sharing Traffic overhead
- PTW sensitivity
- Super pages
- Much more....



QnA

I'm also looking for an intern position starting from this fall.







Backups







Evaluation – ATS packets evaluation

ATS processing time reduce by 12.6% and 28% by Barre and F-Barre!


58% and 32% of ATS packets are coalesced by Barre and F-Barre!

53% (up-to 99%) ATS traffic are saved by F-Barre










(c) ATS traffic reduction by F-Barre



Evaluation – Breakdown




PTW scheduling provides
1.34× speedup over Barre

Intra-GPU scheduling provides 1.80× speedup over Barre





Evaluation – Traffic overhead




The oracle sharing only inject theoretical latency without bring traffic into the system.

F-Barre achieve 80% of an oracle sharing scheme!



Evaluation – Num of PTW in the system




Barre Chord works even better in crowded, busy system!





Evaluation – With super page








F-Barre – Coalescing-aware PTW scheduling

<u>Observation:</u> Opportunistically expanding coalescing group when memory allocation contiguity is observed

<u>Idea:</u> Opportunistically expanding coalescing group when memory allocation contiguity is observed








F-Barre — Do Everything in MCM-GPU!

Share coalescing information among chiplets and calculate!

Arcbipectule TSubplyloss - two Cuckoo filter


- Remote coalesting filter (RGF) parallel 3 per Chip

 - 2.-Focwarestrapstation contrastatemeer
- 3. Calculate coalescing group and VPNs Local coalescing filter (LCF)
- - 4.-Usle prendshtip query LCF
 - 5. Upon LCF Hit, 900kup L2 TLB information of local chips 6. Return Translation Avoid exhaustive local search















Barre – coalescing group





Barre – Page Table Entry Revision





F-Barre – Intra-GPU Translation

<u>Idea</u>: Share coalescing information among chiplets and calculate!

Upon L1 TLB Miss:

- 1. Search L2 TLB, RCFs, LCF in parallel
- 2. Forward translation request to peer
- 3. Calculate Coalescing group and VPNs
- 4. Use VPNs to query LCF
- 5. Upon LCF Hit, lookup L2 TLB
- 6. Return Translation

Which remote chiplet has the translation?

Does this chiplet have translation?

