


File Edit Project Simulate FPGA Window Help
main of mux_project1 · Logisim-evolution v5.0.0 [UNSAVED]
Design Simulate
*mux_project1
main
mux8_1
Wiring
Gates
Plexers
Arithmetic
Floating Point Arithmetic
Memory
Input/Output
TTL
TCL
Filter:
Properties State
Pin (240,250)
FPGA supported Supported
Facing → East
Type Input
Data Bits 1
Behavior Simple
Label Required for HDL
Label Location ← West
Label Font SansSerif Bold 16
Radix Binary
Appearance Arrow shapes
Reset value: 0x0
a b c d e f g h ch
data
mux8_1
VHDL simulator log
Environnment builded
1.2
0
TCL_BINDER_CONNECTED
TCL_BINDER_RUNNING
Auto ×½ ×1 ×2
검색
오후 10:01
2026-10-26

VHDL


File Edit Selection View Go Run
VDHL-SIMULATION [Administrator]
Sign In
Explorer
VDHL-SIMULATION
logs
questa_fse
uninstall
LR-196351_License.dat
not_gate.vhd
not_gate.vhd
mux8_1.vhd
mux8_1.vhd C:\...\VDHL
C: > Users > seungju > OneDrive > 바탕 화면 > 수업자료 > VDHL > mux8_1.vhd
library ieee;
use ieee.std_logic_1164.all;
entity mux8_1 is
port(
a, b, c, d, e, f, g, h : in std_logic;
ch : in std_logic_vector(2
data : out std_logic
);
end entity mux8_1;
architecture bhv of mux8_1 is
begin
process(a, b, c, d, e, f, g, h, ch)
begin
case ch is
when "000" => data <= a;
when "001" => data <= b;
when "010" => data <= c;
when "011" => data <= d;
when "100" => data <= e;
when "101" => data <= f;
when "110" => data <= g;
when "111" => data <= h;
when others => data <= '0';
end case;
end process;
end architecture bhv;
Outline
Timeline mux8_1.vhd
Local History will track recent changes as you save them unless the file has been excluded or is too large. Source Control has not been configured.
Chat
Ask about your code
AI responses may be inaccurate
Generate Agent Instructions to onboard AI onto your codebase.
mux8_1.vhd
Explore and understand your code
Ask Models
Local
Ln 1, Col 1 Spaces: 4 UTF-8 CRLF { } VHDL
검색
오후 10:07
2026-10-26

VS CODE