



File Edit Project Simulate FPGA Window Help
main of Untitled · Logisim-evolution v5.0.0 [UNSAVED]
Design
Simulate
*Untitled
main
not_gate
Wiring
Gates
Plexers
Arithmetic
Floating Point Arithmetic
Memory
Input/Output
TTL
TCL
Filter:
Properties
State
Pin "a"
FPGA supported Supported
Facing → East
Type Input
Data Bits 1
Behavior Simple
Label a
Label Location ← West
Label Font SansSerif Bold 16
Radix Binary
Appearance Arrow shapes
Reset value: 0x0
×1
Auto
×½
×1
×2
a
y
not_gate
VHDL simulator log
Environnment builded
1.2
0
TCL_BINDER_CONNECTED
TCL_BINDER_RUNNING
검색
오전 12:30
2026-10-04

입력 a=0일때 출력 y=1


File Edit Project Simulate FPGA Window Help
main of Untitled · Logisim-evolution v5.0.0 [UNSAVED]
Design Simulate
*Untitled
main
not_gate
Wiring
Gates
Plexers
Arithmetic
Floating Point Arithmetic
Memory
Input/Output
TTL
TCL
Filter:
Properties State
Pin "a"
FPGA supported Supported
Facing → East
Type Input
Data Bits 1
Behavior Simple
Label a
Label Location ← West
Label Font SansSerif Bold 16
Radix Binary
Appearance Arrow shapes
Reset value: 0x0
×1
Auto ×½ ×1 ×2
a
y
not_gate
VHDL simulator log
Environnment builded
1.2
0
TCL_BINDER_CONNECTED
TCL_BINDER_RUNNING
검색
오전 12:30
2026-10-04

입력 a=1일때 출력 y=0


File Edit Selection View Go Run
VDHL-SIMULATION
Update
Extensions: Marketplace
vhdl
VHDL
Snippets, syntax highlighting, code ...
Pu Zhao
Modern VHDL
VHDL Language Support
rjyoung
Install
VHDL Formatter
Vinrobot
VHDL LS
VHDL Language Server and Support
Henrik Bohlin
VHDL for Professionals
Sophisticated VHDL-2008 language...
ViDE-Software
VHDL by VHDLwhiz
Snippets, templates, syntax highlig...
VHDLwhiz.com
DVT IDE for Verilog/S...
Verilog, SystemVerilog, Verilog-AM...
AMIQ EDA s.r.l.
VHDL by HGB
VS-Code Extension for VHDL
P2L2
VHDL & SystemVerilo...
not_gate.vhd
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity not_gate is
5 port (
6 a : in std_logic;
7 y : out std_logic
8);
9 end entity not_gate;
10
11 architecture behavioral of not_gate is
12 begin
13 y <= not a;
14 end architecture behavioral;
Chat
Build with Agent
AI responses may be inaccurate
Generate Agent Instructions to onboard AI
onto your codebase.
not_gate.vhd
Describe what to build
Agent
Models
Local
Default permissions
Ln 14, Col 33
Spaces: 4
UTF-8
CRLF
VHDL
검색
오전 1:15
2026-10-04

vs코드 vhdl