ESZ526 Final Project Report.

1. Summary

1.1 Algorithmic Simplification.

$$= \frac{a}{c} + \left(\frac{b}{c} - \frac{ad}{c^2}\right) \frac{1}{x + \frac{d}{c}}$$

-/ < X < 1.

1.2 numerical to physical values mapping.

The specifications of parameters are:

O'a,b,c,d EIR.

Di XEIR, HCXCI.

Because Fix) is calculated by physical values, it can't be infinity, thus $1 = \frac{d}{c}$ or $\frac{d}{c} < 1$. Another specification is $c \neq 0$, other wise $F(x) = \frac{d}{d}x + \frac{d}{d}$ is easy to implement.

To make physical values are hander handled by transistors properly, a mapping:

Glas = a. Irof

is designed assigned.

Thus the actual function performed is

$$F(x) = \frac{G(a)}{G(c)} + \left(\frac{G(b)}{G(c)} - \frac{G(a)G(d)}{G(c)}\right) \frac{1}{x + \frac{G(d)}{G(c)}}$$

$$G(F(x)) = \frac{G(a)}{G(c)} \operatorname{Iref} + \left(\frac{G(b)}{G(c)} \frac{\chi_{(a)}}{G(c)} - \frac{G(a)G(a)}{G(c)} \right) \frac{\operatorname{Iref}}{G(c)}$$

$$G(x) + \frac{G(a)\operatorname{Iref}}{G(c)}$$

Equation (1) is implemented through circuit.

G(a) are presented by currents.

1.3. Design Speaffootlons.

From Equ. 11, and Mapple Gra, we know that

G(-a) = - G(a)

and the direction of currents can changed according

to current's positively or negatively.

Thus we can assume that

a, b, c, d 70

and $\frac{C}{d} > 1$.

other conditions at can be hardled in same way.

rather than change some direction of currents.

1.4. Choice of Iref

Iref is chosen to make all the values in circuits nork in designed andition.

In this project. Sub-threshold made is used, pros

Il stig

 $I \propto e^{48/\sqrt{1}}$ when $W = b \mu m$, $l = 3 \mu m$,

in the region of

20pA < 1 < 12nA.

0.31< Vgs < 0.6V.

Vas > VTh.

Thus Irof is chosson according to

G(a) G(c), G(c) G(c) G(d), G(x) + G(d) Tref, G(d) G(c)

and G(a), G(b), G(c), G(d) in region of

[20 PA, 12nA].

In later section of experiment,

Iref= InA, a=1, b=2, c=5, d=12.

2. Circuit Schematic.

2.1. Calculation.





Fig 1: Simplified Calculation.

$$I_q = \frac{G(\alpha)}{G(c)} I_{ref} = 0.4 nA$$
. $J_8 = x \cdot I_{ref} = G(x)$.

We can check that

I, Iz, Iq don't depend on x, can be assigned in Simulation.

2.2. fixed-point schematic.



Tig 2: Simplified fixed-point. Calculation.


A great print of that design is we don't need to worry about stability issue in fixed-point feedback because there are 2 pixes in charging feedback and a took right hard zero, it is easy to do frequency compansation by.

adding Miller capacitor from p1 to p2.

In this simulation, no problem of stability is met.

2.3 Ful design

Fg3 shows a mulitiplier & Divider.



We can show that $I_4 = \frac{2iJ_2}{7z}$

Thus,




Fig 4: tus rasign. lo=Iref.

Fig 4 shows a full design, which take a,b,c,d,x as input, and Jort as output.

36 transactor.