
Lecture 08: 8253/4 Timer

The 80x86 IBM PC and Compatible Computers


Chapter 13 8253/4 Timer and Music

Package & Internal Structure




Interface to the System







- Gate is used to enable (High) or disable (Low) the counter.
- ➤ If bidirectional bus D0-D7 is connected to D0-D7 of the system bus, even addresses in 8086 system.



Internal Structure







To operate a 16-bit down counter

- ❖a 16-bit count is loaded in the counter
- ❖ begins to decrement the count until it reaches 0
- generates a pulse that can be used to interrupt the CPU

one-shot

Features 9AH

- Three independent 16-bit down counters
- 8254 can handle inputs from DC to 10 MHz (5MHz 8254-5 8MHz 8254 10MHz 8254-2) whereas 8253 can operate up to 2.6 MHz
- Three counters are identical and pre-settable, and can be programmed for either binary or BCD count <</p>
- Counter can be programmed in six different modes
- Compatible with all Intel and most other microprocessors
- 8254 has powerful command called READ BACK command which allows the user to check the count value, programmed mode and current mode and current status of the counter

Internal Structure & Pins

Data bus buffer

- I interface the 8253/4 to the system data bus
- Bi-directional, tri-state, 8-bit

A_1	$\mathbf{A_0}$	Selection
0	0	Counter 0
0.	1 .	Counter 1
1	0	Counter 2
1	_1_	Control word Register

Read/Write control logic

- I ~CS ← (→
 - I Tied to a decoded address
- I ∼RD, ∼WR
 - In isolated I/O: ~IOR, ~IOW
 - Memory-mapped I/O: ~MEMR, ~MEMW
- A_1, A_0
 - Select the control word register and counters
 - I usually connected to address lines A_1 , $A_0(A_2, A_1 \text{ in } 8086)$

/CS	/RD	/WR	A1A0	FUNCTION
0	1	0	00	Write counter0 (to CR0)
0	1	0	01	Write counter1 (to CR1)
0	1	0	10	Write counter2 (to CR2)
0	1	0	11	Write control port
0	0	1	00 01	Read counter0 (from OL0)
0	0	1	01	Read counter1 (from OL1)
0	0	1	10	Read counter2 (from OL2)
0	0	1	11	Read control port (for 8254)
1	х	х	XX	Not available

> SL, SCO -> compand cnto 8+2+1=11

A.A. >data

Internal Structure & Pins

Control Word Register:

- Selected when $A_1=1$, $A_0=1$
- Used to specify which counter to be used, its mode, and a read or write operation



Counters:

- Each consists of a single, 16-bit, presettable, down counter
- I Can operate in either binary or BCD
- Input, gate and output are configured by the selection of modes
- Reading from a counter does not disturb the actual count in process

\geq (SC ₁	sc	RW_1	RW_0	M ₂	M ₁	M_0	BCD	()
>	SC ₁ SC ₀ SC - Select counter							\bigvee	
← >	0	0	Select c	ounter 0)			A_{\perp}	1
	0	1	Select c	ounter 1			\Box \Box	' (' /	10
	1	0	Select c	ounter 2)		\neg ,	~	\sim

Read -Back command for 8254

	RW_1	RW_0	RW - Read /Write	
>	0	0	Counter latch command (See Read operations)	
\geq	0	1	Read / Write least significant byte only	
>	1	0	Read / Write most significant byte only	
($\left(\begin{array}{c} 1 \end{array}\right)$		Read / write least significant byte first, then most significant byte	

(See Read operations)

Illegal for 8253

	M_2	M ₁	M_0	M - Mode
	0	0	0	Mode 0
	0	0	1	Mode 1
1	$(\!$	(T	0	Mode 2 —
7	(x)	(1	1	Mode 3
	1	0	0	Mode 4
	1	0	1	Mode 5

	всь	V: 8b
>	0	Binary c ounter 16 bits
	1	Binary coded decimal (BCD) Counter (4 Decades)

Write/Read Operations

WRITE:

- Write a control word into control register
- Load the low-order byte of a count in the counter register
- Load the high-order byte of a count in the counter register

READ:

- Simple Read: two I/O read operations, first one for low-order byte and last one for the high order byte
- **Counter Latch Command**: one I/O write operation used to write a control word to the control register to latch a count in the output latch, then two I/O read operations are used to read the latched count as in Simple Read.
- Read-Back Command: for 8254 only

Example: Setting Up a Counter

_	CS		<u>A1A0</u>	Port	Port address (hex)
	1001	01	00	Counter 0	94
Y	1001	01	01	Counter 1	95
	1001	01	10	Counter 2	96C 37H
	1001	01	11	Control register	(97)
	(2) 60	unter A	for hing	Ty count of mode 2 (a)	A Line CL VOI
7	(a) 10	unici o	ioi dilla	ry count of mode 3/(so	juare wave) to divide CLK0 by number 4282 (BCD)
7	(b) co	unter 2	for bina	ry count of mode 3 (so	uare wave to divide CLK2 by number C26A hex
	(c) Fig	nd the fr	equenc	y of OUTO and OUT2	in (a) and (b) if $CLK0 = 1.2 \text{ MHz}$, $CLK2 = 1.8 \text{ MHz}$.
					, , , , , , , , , , , , , , , , , , , ,

Solution:

(c) The output frequency for OUT0 is 1.2MHz divided by 4282, which is 280 Hz. Notice that the program in part (a) used instruction "MOV AX,4282H" since BCD and hex numbers are represented in the same way, up to 9999. For OUT2, CLK2 of 1.8 MHz is divided by 49770 since C26AH = 49770 in decimal. Therefore, OUT2 frequency is a square wave of 36 Hz.

1.2MHZ

1. SMHt

OUT 96H,AL ;send the low byte

MOV AL,AH ;to count 2

OUT 96H,AL ;send the high byte to counter 2)


Features of 8253

- 8253 takes one CLK pulse to convey the count from CR to CE →
- **EXECUTE:** CE will start to count only when $\frac{1}{2}$
 - When to check the GATE?
 - On every CLK pulse's rising (0-to-1) edge
 - When to count down?
 - On every CLK pulse's falling (1-to-0) edge

Mode 0: Interrupt on Terminal Count (1)

->CR >CE >CO

- Normal Operation:
 - The output will be initially low after the mode set operation;
 - After the count is loaded into the selected CR the output will remain **low**
 - When the terminal count is reached, (6) the output will go **high** and remain high until the selected counter is reloaded
 - Output: N clock pulses low and high afterwards after writing a count



Mode 0: Interrupt on Terminal Count (2)

Gate disable:


- Gate = 1 enables counting (2)
- Gate = 0 disables counting

New count:

- If a new count is written to the counter, it will be loaded on the next CLK pulse and counting will continue from the new count
- In case of two byte count:
 - Writing the first byte disables the current counting
 - Writing the second byte loads the new count on the next CLK pulse and counting will continue from the new count

Mode 0: Interrupt on Terminal

Count (3)



Mode 1: Hardware Retriggerable One-shot (1)

- Normal Operation:
 - I The output will be initially **high** after the mode set operation;
 - The output will go **low** on the CLK pulse following the rising (0-to-1) edge of the gate input;
 - I The output will go **high** on the terminal count and remain high until the next rising edge of the gate input.
 - Output: one-shot of N clock pulses on every trigger

Mode 1 : Hardware Retriggerable One-shot (2)


Retriggering:

retriggerable, hence the output will remain low for the full count after any rising edge of the gate input

New count:

- If the counter is loaded during one shot pulse, the current one shot is not affected unless the counter is retriggered
- If retriggered, the counter is loaded with the new count and the one-shot pulse continues until the new count expires

Mode 1: Hardware Retriggerable One-shot (3)



Mode 2: Rate Generator (1)

- Normal Operation:
 - The output will be initially high;
 - The output will go low for one clock pulse before the terminal count;
 - I The output then goes **high**, the counter reloads the initial count and the process is repeated
- Output: periodical signal with a period of N-1 clock pulses high and 1 clock pulse low

Mode 2: Rate Generator (2)


Gate disable:

- If Gate=1 it enables a counting otherwise it disables counting (Gate=0)
- If Gate goes low during an low output pulse, output is set immediately high

New count:

- The current counting sequence is not affected when the new count is written
- If a trigger (a rising edge of GATE) is received after writing a new count but before the end of the current period, the new count will be loaded with the new count on the next CLK pulse and counting will continue from the new count
- Otherwise, the new count will be loaded at the end of the current counting cycle
- Note: In mode 2, a count of 1 is illegal. Why?


Mode 2: Rate Generator (3)




Mode 3: Square Wave Rate Generator (1)

Normal Operation:

- The output will be initially high;
- For even count, counter is decremented by 2 on the falling edge of each clock pulse; when reaches terminal count, the state of the output is changed and the counter is reloaded with the full count and the whole process is repeated
- For odd count, the first clock pulse decrements the count by 1. Subsequent clock pulses decrement the clock by 2. After timeout, the output goes low and the full count is reloaded. The first clock pulse (following the reload) decrements the count by 3 and subsequent clock pulse decrement the count by two. Then the whole process is repeated.
- Output: if the count is odd, the output will be high/for (n+1)/2 clock cycles and low for (n-1)/2 clock cycles.






Mode 3: Square Wave Rate Generator (2)

Gate disable:

- If Gate is 1 counting is enabled otherwise it is disabled.
- If Gate goes low while output is low, output is set high immediately. After this, When Gate goes high, the counter is loaded with the initial count on the next clock pulse and the sequence is repeated.



Mode 3: Square Wave Rate Generator (3)

New count:

- I The current counting sequence does not affect when the new count is written.
- If a trigger is received after writing a new count but before the end of the current half-cycle of the square wave, the counter will be loaded with the new count on the next CLK pulse and counting will continue from the new count.
- Otherwise, the new count will be loaded at end of the current half-cycle.

When loading a new count *N*, the current half will not be affected


Automatically repeat on terminal count

Mode 4: Software Triggered Strobe (1)

Normal Operation:

- The output will be initially high;
- The output will go low for one CLK pulse after the terminal count
- Gate disable:
 - If Gate is one, the counting is enabled; otherwise, it is disabled
- New count:
 - If a new count is written during counting, it will be loaded on the next CLK pulse and counting will continue from the new count. If the count is two byte then:
 - Writing the first byte has no effect on counting
 - I Writing the second byte allows the new count to be loaded on the next CLK pulse

Mode 4: Software Triggered Strobe (2)



1) Writing to CR y 7 Mode2

(2) veget

(3) GATE wortoles continu

(4)

When loading a new count *N*, the actual number of CLK pulses in OUT is *N*+1

Automatically repeat

mod2 (N)

Mode 5: Hardware Triggered Strobe (Retriggerable) (1)

Normal Operation:

- I The output will be initially **high**;
- The counting is triggered by the rising edge of the Gate
- I The output will go **low** for one CLK pulse after the terminal count


Retriggering:

If the triggering occurs during the counting, the initial count is loaded on the next CLK pulse and the counting will be continued until the terminal count is reached

New count:

I the current counting sequence will not be affected. If the trigger occurs after the new count but before the terminal count, the counter will be loaded with the new count on the next CLK pulse and counting will continue from there

Mode 5: Hardware Triggered Strobe (Retriggerable) (2)



When loading a new count *N*, the current counting will not be affected

Automatically repeat on terminal count

Programming Example

Example 1: Write a program to initialize counter 2 in mode 0 with a count of C030H. Assume address for control register = 0BH, counter 0 = 08H, counter 1 = 09Hand counter 2 = 0AH. Sol.: Control word D_0 D_3 D_1 D_2 SC_1 SC₂ **BCD** RW_1 RW_0 M_2 M_1 \mathbf{M}_{0} ВОН =

Source Program

MOV AL, BOH
OUT OBH AL

- Loads control word (BOH) in the control
- ; register.


MOV AL, 30H OUT OAH, AL

; Loads lower byte of (30H)the count.

- MOV AL, OCOH
- ; Loads higher byte (COH) of the count.

Example & Quiz

The frequency of CLK is 2MHz, write initiation program to let counter 0 generate an interruption request after 100µs, let counter 1 generate 50% duty cycle square wave with a period of 10µs, and let counter 2 generate a negative pulse every 1ms.




```
MOV DX, 0FF07H
MOV AL, 00010000B
                           ;counter 0, write LSB only, mode 0, binary
OUT DX, AL
MOV AL, 01010110B
                           ;counter 1, write LSB only, mode 3, binary
OUT DX) AL
                  (6ntro)
MOV DX, 0FF04H
                           ; initial count for counter 0
MOV AL, 200
OUT DX AL
MOV DX, 0FF05H
MOV AL(20
                           ;initial count for counter 1
OUT DX, AL
MOV DX, 0FF07H
MOV AL, 10110100B
                           ;counter 2, write LSB and MSB, mode 2
OUT DX, AL
MOV DX, 0FF06H
MOV AX, 2000
                           ; initial count for counter 2
OUT DX, AL
MOV AL, AH
OUT DX, AL
```

 $D_7 \sim D_0$

Quiz

The frequency of CLK is 2MHz, write initiation program to let counter 1 generate 50% duty cycle square wave with a period of 1s.



 $D_7 \sim D_0 < \int_0^L$

