



## Single-cycle Processor (Computer Organization: Chapter 4)



**Yanyan Shen**  
**Department of Computer Science  
and Engineering**


# The Processor: Datapath & Control

## □ Our implementation of the MIPS is simplified

- memory-reference instructions: `lw`, `sw`
- arithmetic-logical instructions: `add`, `sub`, `and`, `or`, `slt`
- control flow instructions: `beq`, `j`

## □ Generic implementation

- use the program counter (PC) to supply the instruction address and fetch the instruction from memory (and update the PC)
- decode the instruction (and read registers)
- execute the instruction



## □ All instructions (except `j`) use the ALU after reading the registers


- How memory-reference? arithmetic? control flow?

# How to Design a Processor: step-by-step

- ❑ 1. Analyze instruction set => datapath requirements
  - the meaning of each instruction is given by the register transfers
  - datapath must include storage element for ISA registers
    - possibly more
  - datapath must support each register transfer
- ❑ 2. Select set of datapath components and establish clocking methodology
- ❑ 3. Assemble datapath meeting the requirements
- ❑ 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- ❑ 5. Assemble the control logic

# The MIPS Instruction Formats

- All MIPS instructions are 32 bits long. The three instruction formats:




- The different fields are:
  - op: operation of the instruction
  - rs, rt, rd: the source and destination register specifiers
  - shamt: shift amount
  - funct: selects the variant of the operation in the “op” field
  - address / immediate: address offset or immediate value
  - target address: target address of the jump instruction

# Focus on a Subset of MIPS Instructions

## 7 Instructions

### ▣ ADD and subtract

- add rd, rs, rt
- sub rd, rs, rt




### ▣ OR Immediate:

- ori rt, rs, imm16

### ▣ LOAD and STORE

- lw rt, rs, imm16
- sw rt, rs, imm16




### ▣ BRANCH:

- beq rs, rt, imm16

### ▣ JUMP:

- j target



# Aside: Logical Register Transfers

- RTL gives the **meaning** of the instructions
- All start by fetching the instruction

$$\text{op} \mid \text{rs} \mid \text{rt} \mid \text{rd} \mid \text{shamt} \mid \text{funct} = \text{MEM}[\text{PC}]$$

$$\text{op} \mid \text{rs} \mid \text{rt} \mid \text{Imm16} = \text{MEM}[\text{PC}]$$

inst	Register Transfers
ADDU	$R[\text{rd}] \leftarrow R[\text{rs}] + R[\text{rt}]; \quad \text{PC} \leftarrow \text{PC} + 4$
SUBU	$R[\text{rd}] \leftarrow R[\text{rs}] - R[\text{rt}]; \quad \text{PC} \leftarrow \text{PC} + 4$
ORI	$R[\text{rt}] \leftarrow R[\text{rs}] \mid \text{zero\_ext}(\text{Imm16}); \quad \text{PC} \leftarrow \text{PC} + 4$
LOAD	$R[\text{rt}] \leftarrow \text{MEM}[R[\text{rs}] + \text{sign\_ext}(\text{Imm16})]; \quad \text{PC} \leftarrow \text{PC} + 4$
STORE	$\text{MEM}[R[\text{rs}] + \text{sign\_ext}(\text{Imm16})] \leftarrow R[\text{rt}]; \quad \text{PC} \leftarrow \text{PC} + 4$
BEQ	if ( $R[\text{rs}] == R[\text{rt}]$ ) then $\text{PC} \leftarrow \text{PC} + 4 + \text{sign\_ext}(\text{Imm16}) \ll 00$ else $\text{PC} \leftarrow \text{PC} + 4$

# Step 1: Requirements of the Instruction Set

- ❑ Memory (MEM)
  - Instructions & data
- ❑ Registers (R: 32 x 32)
  - Read *rs*
  - Read *rt*
  - Write *rt* or *rd*
- ❑ PC
- ❑ Extender (sign/zero extend)
- ❑ Add/Sub/OR unit for operation on register(s) or extended immediate
- ❑ Add 4 (+ maybe extended immediate) to PC


# Step 2: Components of the Datapath

- ❑ Combinational Elements
- ❑ Storage Elements
  - Clocking methodology




# Combinational Logic Elements


## □ Adder



## □ MUX




## □ ALU



# Storage Element: Register File

## ❑ Register File consists of 32 registers:

- Two 32-bit output busses:  
busA and busB
- One 32-bit input bus: busW



## ❑ Register is selected by:

- RA (number) selects the register to put on busA (data)
- RB (number) selects the register to put on busB (data)
- RW (number) selects the register to be written via busW (data) when Write Enable is 1


## ❑ Clock input (CLK)

- The CLK input is a factor ONLY during write operation
- During read operation, behaves as a combinational logic block:
  - RA or RB valid => busA or busB valid after “access time.”

# Storage Element: Idealized Memory

## ❑ Memory (idealized)

- One input bus: Data In
- One output bus: Data Out



## ❑ Memory word is selected by:


- Address selects the **word** to put on Data Out
- Write Enable = 1: address selects the memory word to be written via the Data In bus

## ❑ Clock input (CLK)

- The CLK input is a factor ONLY during write operation
- During read operation, behaves as a combinational logic block:
  - Address valid => Data Out valid after “access time.”


# Aside: Clocking Methodologies

- ❑ The **clocking methodology** defines when data in a state element is valid and stable relative to the clock
  - State elements - a memory element such as a register
  - Edge-triggered – all state changes occur on a clock edge
- ❑ Typical execution
  - read contents of state elements -> send values through combinational logic -> write results to one or more state elements



- ❑ Assumes state elements are written on every clock cycle; if not, need explicit write control signal
  - write occurs only when both the write control is asserted and the clock edge occurs

# Aside: Clocking Methodologies




- ❑ All storage elements are clocked by the same clock edge
- ❑ **Cycle Time** = CLK-to-Q + **Longest Delay Path** + Setup + Clock Skew

## Step 3: Assemble DataPath meeting our requirements


- ❑ Register Transfer Requirements
  - ⇒ Datapath Assembly
- ❑ Instruction Fetch
- ❑ Read Operands and Execute Operation

# Generic Steps of Datapath



# Fetching Instructions

- ❑ Fetching instructions involves
  - reading the instruction from the Instruction Memory  $M[PC]$
  - updating the PC value to be the address of the next (sequential) instruction  $PC \leftarrow PC + 4$




- PC is updated every clock cycle, so it does not need an explicit write control signal just a clock signal
- Reading from the Instruction Memory is a combinational activity, so it doesn't need an explicit read control signal



# Decoding Instructions

- ❑ Decoding instructions involves
  - sending the fetched instruction's opcode and function field bits to the control unit



and


- reading two values from the Register File
  - Register File addresses are contained in the instruction

# Executing R-type Instructions

## 7 Instructions

### □ ADD and subtract

- add rd, rs, rt
- sub rd, rs, rt




### □ OR Immediate:

- ori rt, rs, imm16

### □ LOAD and STORE

- lw rt, rs, imm16
- sw rt, rs, imm16




### □ BRANCH:


- beq rs, rt, imm16

### □ JUMP:

- j target




# Datapath of RR (R-type)



□ RTL:  $R[rd] \leftarrow R[rs] \text{ op } R[rt]$

Example: add rd, rs, rt



Ra, Rb, Rw correspond to rs, rt, rd

ALUctr, RegWr: control signal

What are controls signals for  
“add rd, rs, rt” ?

ALUctr=add, RegWr=1

# I-type instruction (ori)

□ ADD and subtract

- add rd, rs, rt
- sub rd, rs, rt

□ OR Immediate:

- ori rt, rs, imm16

□ LOAD and STORE




- lw rt, rs, imm16
- sw rt, rs, imm16

□ BRANCH:


- beq rs, rt, imm16

□ JUMP:

- j target



# RTL: The OR Immediate Instruction



□ ori rt, rs, imm16


○ M[PC] Instruction Fetch

○  $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}(\text{imm16})$

zero extension of 16 bit constant or R[rs]

○  $PC \leftarrow PC + 4$  update PC


Zero extension ZeroExt(imm16)




# Datapath of Immediate Instruction

□  $R[rt] \leftarrow R[rs] \text{ op } \text{ZeroExt}[\text{imm16}]$

Example: ori rt, rs, imm16



**Write the results of R-Type instruction to Rd**



**Ori control signals: RegDst=? ; RegWr=? ; ALUctr=? ; ALUSrc=?**

**Ori control signals: RegDst=1; RegWr=1; ALUctr=or; ALUSrc=1**

# Datapath for lw (memory access instruction)

□ ADD and subtract

- add rd, rs, rt
- sub rd, rs, rt

□ OR Immediate:

- ori rt, rs, imm16

□ LOAD and STORE




- lw rt, rs, imm16
- sw rt, rs, imm16

□ BRANCH:


- beq rs, rt, imm16

□ JUMP:

- j target




# RTL: The Load Instruction



□ lw rt, rs, imm16

- M[PC] Instruction Fetch
- $\text{Addr} \leftarrow R[\text{rs}] + \text{SignExt}(\text{imm16})$  Compute the address
- $R[\text{rt}] \leftarrow M[\text{Addr}]$  Load Data to rt
- $\text{PC} \leftarrow \text{PC} + 4$  Update PC


Why using signed extension rather than zero extension?





# Datapath for Load Instruction

□  $R[rt] \leftarrow M[R[rs] + \text{SignExt}[imm16]]$       Example: `lw rt, rs, imm16`



RegDst=1, RegWr=1, ALUctr=add, ExtOp=1, ALUSrc=1, MemWr=0, MemtoReg=1

# SW instruction

## □ ADD and subtract

- add rd, rs, rt
- sub rd, rs, rt

## □ OR Immediate:

- ori rt, rs, imm16

## □ LOAD and STORE




- lw rt, rs, imm16
- sw rt, rs, imm16

## □ BRANCH:


- beq rs, rt, imm16

## □ JUMP:

- j target




# RTL: The Store Instruction



- ▣ `sw rt, rs, imm16`
  - `M[PC]`
  - $\text{Addr} \leftarrow R[\text{rs}] + \text{SignExt}(\text{imm16})$
  - $\text{Mem}[\text{Addr}] \leftarrow R[\text{rt}]$
  - $\text{PC} \leftarrow \text{PC} + 4$

# Datapath for SW

□  $M[R[rs] + \text{SignExt}[imm16]] \leftarrow R[rt]$  Example: sw rt, rs, imm16



RegDst=x, **RegWr=0**, ALUctr=add, ExtOp=1, ALUSrc=1, MemWr=1, MemtoReg=x

# Beq

□ ADD and subtract

- add rd, rs, rt
- sub rd, rs, rt

□ OR Immediate:

- ori rt, rs, imm16

□ LOAD and STORE




- lw rt, rs, imm16
- sw rt, rs, imm16

□ BRANCH:


- beq rs, rt, imm16

□ JUMP:

- j target



# RTL: The Branch Instruction



□ beq rs, rt, imm16

○  $M[PC]$

○  $Cond \leftarrow R[rs] - R[rt]$       Compare rs and rt


○ if (COND eq o)      Calculate the next instruction's address

$PC \leftarrow PC + 4 + ( \text{SignExt}(\text{imm16}) \times 4 )$

else


$PC \leftarrow PC + 4$

We need to compare  $R_s$  and  $R_t$  !




RegDst=x, **RegWr=0**, ALUctr=sub, ExtOp=x, ALUSrc=0, MemWr=0, MemtoReg=x,  
Branch=1

# Instruction Fetch Unit at the End of Branch



□ if (Zero == 1) then  $PC = PC + 4 + \text{SignExt}[\text{imm16}] * 4$ ; else  $PC = PC + 4$





# Jump Operation

□ ADD and subtract

- add rd, rs, rt
- sub rd, rs, rt

□ OR Immediate:

- ori rt, rs, imm16

□ LOAD and STORE




- lw rt, rs, imm16
- sw rt, rs, imm16

□ BRANCH:

- beq rs, rt, imm16

□ JUMP:


- j target




# Executing Jump Operations

## □ Jump operation involves

- replace the lower 28 bits of the PC with the lower 26 bits of the fetched instruction shifted left by 2 bits



# Single Cycle Datapath ( Without Jump )




# Step 4: Adding the Control


- ❑ Selecting the operations to perform (ALU, Register File and Memory read/write)
- ❑ Controlling the flow of data (multiplexor inputs)

## ❑ Observations


- op field always in bits 31-26
- addr of registers to be read are always specified by the rs field (bits 25-21) and rt field (bits 20-16); for lw and sw rs is the base register
- addr. of register to be written is in one of two places – in rt (bits 20-16) for lw; in rd (bits 15-11) for R-type instructions
- offset for beq, lw, and sw always in bits 15-0




# R-type Instruction Data/Control Flow




# Load Word Instruction Data/Control Flow



# Branch Instruction Data/Control Flow




# Adding the Jump Operation





# Assemble Control Logic



# A Summary of the Control Signals


	func 10 0000	op 10 0010	We Don't Care :-)				
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
Branch	0	0	0	0	0	1	0
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtr	Or	Add	Add	Subtr	xxx

	31	26	21	16	11	6	0						
R-type	op		rs		rt		rd		shamt		func		add, sub
I-type	op		rs		rt		immediate						ori, lw, sw, beq
J-type	op		target address										jump

# The Concept of Local Decoding

Two levels of decoding: Main Control and ALU Control

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUctr	Add/Subtr	Or	Add	Add	Subtr	xxx




How many bits will N need?

3, why?

R, or, +, -, and, ...


ALUctr is determined by ALUop and func, while other control signals are determined by op

# The Decoding of the “func” Field




Encoding ALUop as follows

	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	“R-type”	Or	Add	Add	Subtr	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	001	xxx



func<5:0>	Instruction Operation
10 0000	add
10 0010	subtract
10 0100	and
10 0101	or
10 1010	set-on-less-than



ALUctr<2:0>	ALU Operation
000	Add
001	Subtract
010	And
110	Or
001	Subtract

# The Truth Table for ALUctr

R-type Instructions  
determined by funct

Non-R-type Instructions  
determined by ALUop

ALUop (Symbolic)	R-type	ori	lw	sw	beq
ALUop<2:0>	1 00	0 10	0 00	0 00	001

funct<3:0>	Instruction Op.
0000	add
0010	subtract
0100	and
0101	or
1010	set-on-less-than

ALUop			funct				ALU Operation	ALUctr		
bit2	bit1	bit0	bit<3>	bit<2>	bit<1>	bit<0>		bit<2>	bit<1>	bit<0>
0	0	0	x	x	x	x	Add	0	0	0
0	x	1	x	x	x	x	Subtract	0	0	1
0	1	0	x	x	x	x	Or	1	1	0
1	x	x	0	0	0	0	Add	0	0	0
1	x	x	0	0	1	0	Subtract	0	0	1
1	x	x	0	1	0	0	And	0	1	0
1	x	x	0	1	0	1	Or	1	1	0
1	x	x	1	0	1	0	Subtract	0	0	1

# The Logic Equation for ALUctr<0>

Choose the rows with **ALUctr[0]=1**

ALUop			func				ALUctr<0>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	x	1	x	x	x	x	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

This makes func<3> a don't care

$$\square \text{ALUctr<0>} = \text{!ALUop<2>} \& \text{ALUop<0>} + \text{ALUop<2>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>}$$

# The Logic Equation for ALUctr<1>

Choose the rows with **ALUctr[1]=1**

ALUop			func				ALUctr<1>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	1	0	x	x	x	x	1
1	x	x	0	1	0	0	1
1	x	x	0	1	0	1	1

$$\square \text{ ALUctr<1> } = \text{!ALUop<2> \& ALUop<1> \& !ALUop<0> + } \\ \text{ALUop<2> \& !func<3> \& func<2> \& !func<1>}$$

# The Logic Equation for ALUctr<2>


Choose the rows with **ALUctr[2]=1**

ALUop			func				ALUctr<2>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	1	0	x	x	x	x	1
1	x	x	0	1	0	1	1

$$\square \text{ALUctr}<2> = \text{!ALUop}<2> \& \text{ALUop}<1> \& \text{!ALUop}<0> \\ + \text{ALUop}<2> \& \text{!func}<3> \& \text{func}<2> \& \text{!func}<1> \& \text{func}<0>$$



# Summary of Control Logic of Local Control




- $$\square \text{ ALUctr} < 0 > = !\text{ALUOp} < 2 > \ \& \ \text{ALUOp} < 0 > \ +$$

$$\text{ALUOp} < 2 > \ \& \ !\text{func} < 2 > \ \& \ \text{func} < 1 > \ \& \ !\text{func} < 0 >$$
- $$\square \text{ ALUctr} < 1 > = !\text{ALUOp} < 2 > \ \& \ \text{ALUOp} < 1 > \ \& \ !\text{ALUOp} < 0 > \ +$$

$$\text{ALUOp} < 2 > \ \& \ !\text{func} < 3 > \ \& \ \text{func} < 2 > \ \& \ !\text{func} < 1 >$$
- $$\square \text{ ALUctr} < 2 > = !\text{ALUOp} < 2 > \ \& \ \text{ALUOp} < 1 > \ \& \ !\text{ALUOp} < 0 > \ +$$

$$\text{ALUOp} < 2 > \ \& \ !\text{func} < 3 > \ \& \ \text{func} < 2 > \ \& \ !\text{func} < 1 > \ \& \ \text{func} < 0 >$$

# The “Truth Table” for the Main Control



Output of Main Control

Input of main control

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUOp (Symbolic)	“R-type”	Or	Add	Add	Subtr	xxx
ALUOp <2>	1	0	0	0	0	x
ALUOp <1>	x	1	0	0	x	x
ALUOp <0>	x	0	0	0	1	x

# The “Truth Table” for RegWrite


op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	0	0	0

□  $\text{RegWrite} = \text{R-type} + \text{ori} + \text{lw}$


$= !\text{op}<5> \& !\text{op}<4> \& !\text{op}<3> \& !\text{op}<2> \& !\text{op}<1> \& !\text{op}<0> \text{ (R-type)}$

$+ !\text{op}<5> \& !\text{op}<4> \& \text{op}<3> \& \text{op}<2> \& !\text{op}<1> \& \text{op}<0> \text{ (ori)}$

$+ \text{op}<5> \& !\text{op}<4> \& !\text{op}<3> \& !\text{op}<2> \& \text{op}<1> \& \text{op}<0> \text{ (lw)}$



# Assemble Main Control (PLA)



# The Complete Single Cycle Data Path with Control

