

CS359: Computer Architecture




Single-cycle Processor (Computer Organization: Chapter 4)



Yanyan Shen
Department of Computer Science
and Engineering

The Processor: Datapath & Control

- Our implementation of the MIPS is simplified
 - o memory-reference instructions: lw, sw
 - o arithmetic-logical instructions: add, sub, and, or, slt
 - o control flow instructions: beq, j
- **□** Generic implementation
 - use the program counter (PC) to supply the instruction address and fetch the instruction from memory (and update the PC)
 - decode the instruction (and read registers)
 - execute the instruction
- □ All instructions (except j) use the ALU after reading the registers
 - How memory-reference? arithmetic? control flow?




How to Design a Processor: step-by-step

- 1. Analyze instruction set => datapath requirements
 - the meaning of each instruction is given by the register transfers
 - datapath must include storage element for ISA registers
 - possibly more
 - datapath must support each register transfer
- 2. Select set of datapath components and establish clocking methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic

The MIPS Instruction Formats

□ All MIPS instructions are 32 bits long. The three instruction formats:





- □ The different fields are:
 - op: operation of the instruction
 - o rs, rt, rd: the source and destination register specifiers
 - shamt: shift amount
 - funct: selects the variant of the operation in the "op" field
 - o address / immediate: address offset or immediate value
 - o target address: target address of the jump instruction


Focus on a Subset of MIPS Instructions

7 Instructions

- ADD and subtract
 - o add rd, rs, rt
 - o sub rd, rs, rt
- □ OR Immediate:
 - o ori rt, rs, imm16
- LOAD and STORE
 - o lw rt, rs, imm16
 - o sw rt, rs, imm16
- □ BRANCH:
 - o beq rs, rt, imm16
- □ JUMP:
 - o j target







Aside: Logical Register Transfers

- □ RTL gives the **meaning** of the instructions
- All start by fetching the instruction

```
op | rs | rt | rd | shamt | funct = MEM[ PC ]
op | rs | rt | Imm16 = MEM[ PC ]
```

inst	Register Transfers	
ADDU	$R[rd] \leftarrow R[rs] + R[rt];$	PC <- PC + 4
SUBU	$R[rd] \leftarrow R[rs] - R[rt];$	PC <- PC + 4
ORI	R[rt] <- R[rs] zero_ext(Imm16);	PC < PC + 4
LOAD	R[rt] <- MEM[R[rs] + sign_ext(lmm16)];	PC <- PC + 4
STORE	$MEM[R[rs] + sign_ext(Imm16)] <- R[rt];$	PC <- PC + 4

```
BEQ if (R[rs] == R[rt]) then PC <- PC + 4 +sign_ext(Imm16)] || 00 else PC <- PC + 4
```

Step 1: Requirements of the Instruction Set


- Memory (MEM)
 - O Instructions & data
- **□** Registers (R: 32 x 32)
 - Read rs
 - Read rt
 - Write rt or rd
- \square PC
- Extender (sign/zero extend)
- Add/Sub/OR unit for operation on register(s) or extended immediate
- Add 4 (+ maybe extended immediate) to PC

Step 2: Components of the Datapath


- □ Combinational Elements
- **□** Storage Elements
 - Clocking methodology

Combinational Logic Elements


□ Adder



□ MUX



□ ALU



Storage Element: Register File

- Register File consists of 32 registers:
 - Two 32-bit output busses:busA and busB
 - One 32-bit input bus: busW

Write Enable 5 5 5 busA


busW
32 32-bit
Registers

Clk
Registers
32
32
32

- Register is selected by:
 - RA (number) selects the register to put on busA (data)
 - RB (number) selects the register to put on busB (data)
 - O RW (number) selects the register to be written via busW (data) when Write Enable is 1
- □ Clock input (CLK)
 - The CLK input is a factor ONLY during write operation
 - O During read operation, behaves as a combinational logic block:
 - RA or RB valid => busA or busB valid after "access time."

Storage Element: Idealized Memory


- Memory (idealized)
 - One input bus: Data In
 - One output bus: Data Out



- Memory word is selected by:
 - Address selects the word to put on Data Out
 - Write Enable = 1: address selects the memory word to be written via the Data In bus
- □ Clock input (CLK)
 - The CLK input is a factor ONLY during write operation
 - During read operation, behaves as a combinational logic block:
 - Address valid => Data Out valid after "access time."


Aside: Clocking Methodologies

- The clocking methodology defines when data in a state element is valid and stable relative to the clock
 - O State elements a memory element such as a register
 - Edge-triggered all state changes occur on a clock edge
- **□** Typical execution
 - read contents of state elements -> send values through
 combinational logic -> write results to one or more state elements



- Assumes state elements are written on every clock cycle;
 if not, need explicit write control signal
 - write occurs only when both the write control is asserted and the clock edge occurs

Aside: Clocking Methodologies




- All storage elements are clocked by the same clock edge
- □ Cycle Time = CLK-to-Q + Longest Delay Path + Setup + Clock Skew

Step 3: Assemble DataPath meeting our requirements


- Register Transfer <u>Requirements</u>
 - ⇒ Datapath <u>Assembly</u>
- Instruction Fetch
- Read Operands and Execute Operation


Generic Steps of Datapath



Fetching Instructions

- **□** Fetching instructions involves
 - reading the instruction from the Instruction Memory M[PC]
 - o updating the PC value to be the address of the next (sequential) instruction $PC \leftarrow PC + 4$






- PC is updated every clock cycle, so it does not need an explicit write control signal just a clock signal
- Reading from the Instruction Memory is a combinational activity, so it doesn't need an explicit read control signal

Decoding Instructions

Decoding instructions involves

• sending the fetched instruction's opcode and function field

bits to the control unit




- reading two values from the Register File
 - Register File addresses are contained in the instruction


Executing R-type Instructions

7 Instructions


- ADD and subtract
 - o add rd, rs, rt
 - o sub rd, rs, rt
- □ OR Immediate:
 - o ori rt, rs, imm16
- LOAD and STORE
 - o lw rt, rs, imm16
 - o sw rt, rs, imm16
- □ BRANCH:
 - o beq rs, rt, imm16
- □ JUMP:
 - o j target

31 26 21		16	5 11	6	0	
	ор	rs	rt	rd	shamt	func
	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits






Datapath of RR (R-type)



 \blacksquare RTL: R[rd] ← R[rs] op R[rt]

Example: add rd, rs, rt



Ra, Rb, Rw correspond to rs, rt, rd


ALUctr, RegWr: control signal


What are controls signals for "add rd, rs, rt"?


ALUctr=add, RegWr=1

I-type instruction (ori)


- ADD and subtract
 - o add rd, rs, rt
 - o sub rd, rs, rt
- OR Immediate:
 - o ori rt, rs, imm16
- LOAD and STORE
 - o lw rt, rs, imm16
 - o sw rt, rs, imm16
- □ BRANCH:
 - o beq rs, rt, imm16
- □ JUMP:
 - o j target







RTL: The OR Immediate Instruction



- □ ori rt, rs, imm16
 - \circ M[PC]


Instruction Fetech

 \circ R[rt] \leftarrow R[rs] or ZeroExt(imm16)


zero extension of 16 bit constant or R[rs]

 \bigcirc PC \leftarrow PC + 4 update PC

Zero extension ZeroExt(imm16)



Datapath of Immediate Instruction





Ori control signals: RegDst=?; RegWr=?; ALUctr=?; ALUSrc=?


Ori control signals: RegDst=1; RegWr=1; ALUctr=or; ALUSrc=1₂₂

Datapath for lw (memory access instruction)


- ADD and subtract
 - o add rd, rs, rt
 - o sub rd, rs, rt
- OR Immediate:
 - o ori rt, rs, imm16
- □ LOAD and STORE
 - o lw rt, rs, imm16
 - o sw rt, rs, imm16
- □ BRANCH:
 - o beq rs, rt, imm16
- □ JUMP:
 - o j target







RTL: The Load Instruction



- □ lw rt, rs, imm16
 - M[PC]

Instruction Fetch


- \circ Addr ← R[rs] + SignExt(imm16) Compute the address
- \circ R[rt] \leftarrow M [Addr]

Load Data to rt


 \circ PC \leftarrow PC + 4

Update PC

Why using signed extension rather than zero extension?



Datapath for Load Instruction





ExtOp 0:zero extension, 1: sign extension


RegDst=1, RegWr=1, ALUctr=add, ExtOp=1, ALUSrc=1, MemWr=0, MemtoReg=1

SW instruction


- ADD and subtract
 - o add rd, rs, rt
 - o sub rd, rs, rt
- OR Immediate:
 - o ori rt, rs, imm16
- LOAD and STORE
 - o lw rt, rs, imm16
 - o sw rt, rs, imm16
- □ BRANCH:
 - o beq rs, rt, imm16
- □ JUMP:
 - o j target







RTL: The Store Instruction



- □ sw rt, rs, imm16
 - o M[PC]
 - \circ Addr \leftarrow R[rs] + SignExt(imm16)
 - \circ Mem[Addr] \leftarrow R[rt]
 - O PC \leftarrow PC + 4

Datapath for SW

 $M[R[rs] + SignExt[imm16]] \leftarrow R[rt]$ Example: sw rt, rs, imm16 31 26 21 16 immediate rt rs qo 5 bits 16 bits 6 bits 5 bits Rt RdRegDst 0 Mux1 Why add this? Rs **ALUctr** RegWr MemWr MemtoReg busA Rw Ra Rb busW 32 32 32-bit 32 32 Registers busB/ 32 32 Data In WrEn Adr 32 Ext Data 32 imm16 Memory **ALUSrc**


RegDst=x, RegWr=0, ALUctr=add, ExtOp=1, ALUSrc=1, MemWr=1, MemtoReg=x

ExtOp


Fundamentals

Beq


- ADD and subtract
 - o add rd, rs, rt
 - o sub rd, rs, rt
- OR Immediate:
 - o ori rt, rs, imm16
- LOAD and STORE
 - o lw rt, rs, imm16
 - o sw rt, rs, imm16
- □ BRANCH:
 - o beq rs, rt, imm16
- □ JUMP:
 - o j target








RTL: The Branch Instruction




- □ beq rs, rt, imm16
 - → M[PC]
 → Cond ← R[rs] R[rt] Compare rs and rt
 → if (COND eq o) Calculate the next instruction's address
 → PC ← PC + 4 + (SignExt(imm16) x 4)
 → else
 → PC ← PC + 4

Datapath for beq




RegDst=x, RegWr=0, ALUctr=sub, ExtOp=x, ALUSrc=0, MemWr=0, MemtoReg=x, Branch=1

Instruction Fetch Unit at the End of Branch





 \Box if (Zero == 1) then PC = PC + 4 + SignExt[imm16]*4; else PC = PC + 4



Jump Operation


- ADD and subtract
 - o add rd, rs, rt
 - o sub rd, rs, rt
- OR Immediate:
 - o ori rt, rs, imm16
- LOAD and STORE
 - o lw rt, rs, imm16
 - o sw rt, rs, imm16
- BRANCH:
 - o beq rs, rt, imm16
- JUMP:
 - o j target






Executing Jump Operations

- □ Jump operation involves
 - replace the lower 28 bits of the PC with the lower 26 bits of the fetched instruction shifted left by 2 bits



Single Cycle Datapath (Without Jump)



Step 4: Adding the Control

■ Selecting the operations to perform (ALU, Register File and Memory read/write)

rs

rs

20

25

□ Controlling the flow of data (multiplexor inputs)

R-type:

I-Type:



- op field always in bits 31-26
- addr of registers to be read are always specified by the rs field (bits 25-21) and rt field (bits 20-16); for lw and sw rs is the base register
- addr. of register to be written is in one of two places –
 in rt (bits 20-16) for lw; in rd (bits 15-11) for R-type
 instructions
- offset for beq, lw, and sw always in bits 15-0

5

shamt| funct

address offset


10

rd


target address

15


R-type Instruction Data/Control Flow




Load Word Instruction Data/Control Flow




Branch Instruction Data/Control Flow





Assemble Control Logic



A Summary of the Control Signals


func	10 0000	10 0010		We D	on't Car	e :-)	_
op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	Х	Х	Х
ALUSrc	0	0	1	1	1	0	Х
MemtoReg	0	0	0	1	Х	Х	Х
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
Branch	0	0	0	0	0	1	0
Jump	0	0	0	0	0	0	1
ExtOp	Х	X	0	1	1	Х	Х
ALUctr<2:0>	Add	Subtr	Or	Add	Add	Subtr	XXX

	31	26	21	16	5 11	6		0
R-type	ор		rs	rt	rd	shamt	func	add, sub
I-type	ор		rs	rt		immediate		ori, lw, sw, beq
J-type	ор			tar	get address	5	jump	

The Concept of Local Decoding


Two levels of decoding: Main Control and ALU Control

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	Х	Х	Х
ALUSrc	0	1	1	1	0	Х
MemtoReg	0	0	1	Х	Х	Х
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	X	0	1	1	Х	Х
ALUctr	Add/Subtr	Or	Add	Add	Subtr	XXX



ALUctr is
determined by
ALUop and
func, while
other control
signals are
determined by
op

The Decoding of the "func" Field




Encoding ALUop as follows

	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtr	ххх
ALUop<2:0>	1 00	0 10	0 00	0 00	001	ххх

	31	26	21	16	11	6	0
R-type		000000	rs	rt	rd	shamt	func

func	<5:0>	Instruction Operation
10	0000	add
10	0010	subtract
10	0100	and
10	0101	or
10	1010	set-on-less-than



ALUctr<2:0>	ALU Operation
000	Add
001	Subtract
010	And
110	Or
001	Subtract

The Truth Table for ALUctr

R-type Instructions Non-R-type Instructions funct<3:0> Instruction Op. determined by funct determined by ALUop 0000 add 0010 R-type beq subtract ori lw SW ALUop "R-type" 0100 Or Add Add Subtr and (Symbolic) ALUop<2:0> 1 00 0 10 0101 0 00 0.00 001 or 1010 set-on-less-than ALVop func **ALU ALUctr** bit **Operation** bit0 bit<3> bit<2> bit<1> bit<0> bit2 bit<2> bit<1> bit<0> 0 0 0 Add 0 0 0 \mathbf{X} X \mathbf{X} 0 Subtract 0 0 X \mathbf{X} X X X 0 0 Or 0 \mathbf{X} X X X 0 0 0 0 Add 0 0 0 \mathbf{X} X 0 0 0 Subtract 0 0 X X 0 0 0 0 And 0 X X 0 0 Or 0 X X 0 0 Subtract 0 0 X X

The Logic Equation for ALUctr<0>

Choose the rows with ALUctr[0]=1

ALUop				fur								
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	ALUctr<0>					
0	X	1	Х	Х	Х	X	1					
1	X	X	0	0	1	0	1					
1	X	X	1)	0	1	0	1					
	This makes func<3> a don't care											

The Logic Equation for ALUctr<1>

Choose the rows with ALUctr[1]=1

	ALUop			fur	nc		
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	ALUctr<1>
0	1	0	Х	X	X	X	1
1	Х	Х	0	1	0	0	1
1	Х	Х	0	1	0	1	1


The Logic Equation for ALUctr<2>

Choose the rows with ALUctr[2]=1

	ALUop)		fur	nc		
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	ALUctr<2>
0	1	0	Х	Х	Х	Х	1
1	X	Х	0	1	0	1	1

□ ALUctr<2> = !ALUop<2> & ALUop<1> & !ALUop<0> + ALUop<2> & !func<3> & func<2> & !func<1> & func<0>

Summary of Control Logic of Local Control



```
□ ALUctr<0> = !ALUop<2> & ALUop<0> +

ALUop<2> & !func<2> & func<1> & !func<0>
□ ALUctr<1> = !ALUop<2> & ALUop<1> & !ALUop<0> +


ALUop<2> & !func<3> & func<2> & !func<1>
□ ALUctr<2> = !ALUop<2> & ALUop<1> & !ALUop<0> +

ALUop<2> & !func<3> & func<2> & !func<1>
□ ALUctr<2> = !ALUop<2> & ALUop<1> & !ALUop<0> +

ALUop<2> & !func<3> & func<2> & !func<1> & func<0>
```

ALUop <0>

The "Truth Table" for the Main Control



0

Χ

0


0

Χ


The "Truth Table" for RegWrite

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	SW	beg	jump
RegWrite	1	1	1	0	0	0

- □ RegWrite = R-type + ori + lw
 - = !op < 5 > & !op < 4 > & !op < 3 > & !op < 2 > & !op < 1 > & !op < 0 > (R-type)
 - + !op<5> & !op<4> & op<3> & op<2> & !op<1> & op<0>(ori)
 - + op<5> & !op<4> & !op<3> & !op<2> & op<1> & op<0>(lw)



Assemble Main Control (PLA)



The Complete Single Cycle Data Path with Control

