










VTT ISLAND WITH DECOUPLING AND TERMINATION IN COMPACT ARRANGEMENT













TBD



VALID CONFIGURATION MODES			
Configuration Mode	M[2:0]	Bus Width	CCLK Direction
Master Serial	000	1	Output
Master SPI	001	1	Output
Master BPI-Up	010	8, 16	Output
Master BPI-Down	011	8, 16	Output
Master SelectMAP	100	8, 16	Output
JTAG	101	1	Input (TCK)
Slave SelectMAP	110	8, 16, 32	Input
Slave Serial	111	1	Input











Critical Placement and Route
Clock Rules:


Clock Rules:
CLK_UART_11.0592mhz = as short as possible
CLK_SYS_33mhz = as short as possible
CLK_CPLD_33mhz = CLK_SYS_33mhz

Critical Placement and Route
Clock Rules:


Clock Rules:
CLK_PC13_66/33mhz = as short as possible
CLK_PC12_66/33mhz = CLK_PC13_66/33mhz
CLK_PC11_66/33mhz = CLK_PC12_66/33mhz + 2.5°
CLK_GETH0_25mhz = as short as possible
CLK_GETH1_25mhz = CLK_GETH0_25mhz
CLK_CPLD_50mhz = as short as possible
CLK_USB2_0_48mhz = as short as possible
CLK_USB2_0_12mhz = as short as possible







TRACE & JTAG CONNECTORS

Critical placement and routing
of the Trace connector and nets.
Up to CPU frequency!



TRACE PORT





KAROO ARRAY TELESCOPE, NRF
UNIT 12, LONSDALE BUILDING
LONSDALE WAY, PINELANDS, 7405
SOUTH AFRICA

TITLE

ROACH_PPC_POWER_2







CHECKED BY
<PUT NAME HERE>
DRAWN BY
<PUT NAME HERE>

SIZE
A2
NTS


DWG NO
<PUT DRAWING NUMBER HERE>

REV
0

SHEET 1 of 1
9-19-2007_13:16




U9



1V0

U9



2V5



