

[illegible]

The diagram illustrates the ROACH hardware architecture, divided into several functional blocks:


- Power Management:** Includes ROACH_PPC_POWER_1, ROACH_PPC_POWER_2, and ROACH_PPC_DOR2. It shows connections to 2V5, 5V, 12V, and 3V3 power sources, as well as ground (GND) connections.
- USB Interface:** ROACH_PPC_USB contains a USB2_48MHZ signal and a USB2_48MHZ pin. It also includes a USB2_48MHZ signal and a USB2_48MHZ pin.
- PCI Interface:** ROACH_PPC_PCI shows connections to various PCI signals like CLK_GETHO_25MHZ, CLK_GETHO_25MHZ, and CLK_GETHO_25MHZ.
- GPIO and I/O:** ROACH_PPC_GPIO shows connections to various GPIO pins like GPIO0, GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7, GPIO8, GPIO9, GPIO10, GPIO11, GPIO12, GPIO13, GPIO14, GPIO15, GPIO16, GPIO17, GPIO18, GPIO19, GPIO20, GPIO21, GPIO22, GPIO23, GPIO24, GPIO25, GPIO26, GPIO27, GPIO28, GPIO29, GPIO30, GPIO31, GPIO32, GPIO33, GPIO34, GPIO35, GPIO36, GPIO37, GPIO38, GPIO39, GPIO40, GPIO41, GPIO42, GPIO43, GPIO44, GPIO45, GPIO46, GPIO47, GPIO48, GPIO49, GPIO50, GPIO51, GPIO52, GPIO53, GPIO54, GPIO55, GPIO56, GPIO57, GPIO58, GPIO59, GPIO60, GPIO61, GPIO62, GPIO63, GPIO64, GPIO65, GPIO66, GPIO67, GPIO68, GPIO69, GPIO70, GPIO71, GPIO72, GPIO73, GPIO74, GPIO75, GPIO76, GPIO77, GPIO78, GPIO79, GPIO80, GPIO81, GPIO82, GPIO83, GPIO84, GPIO85, GPIO86, GPIO87, GPIO88, GPIO89, GPIO90, GPIO91, GPIO92, GPIO93, GPIO94, GPIO95, GPIO96, GPIO97, GPIO98, GPIO99, GPIO100, GPIO101, GPIO102, GPIO103, GPIO104, GPIO105, GPIO106, GPIO107, GPIO108, GPIO109, GPIO110, GPIO111, GPIO112, GPIO113, GPIO114, GPIO115, GPIO116, GPIO117, GPIO118, GPIO119, GPIO120, GPIO121, GPIO122, GPIO123, GPIO124, GPIO125, GPIO126, GPIO127, GPIO128, GPIO129, GPIO130, GPIO131, GPIO132, GPIO133, GPIO134, GPIO135, GPIO136, GPIO137, GPIO138, GPIO139, GPIO140, GPIO141, GPIO142, GPIO143, GPIO144, GPIO145, GPIO146, GPIO147, GPIO148, GPIO149, GPIO150, GPIO151, GPIO152, GPIO153, GPIO154, GPIO155, GPIO156, GPIO157, GPIO158, GPIO159, GPIO160, GPIO161, GPIO162, GPIO163, GPIO164, GPIO165, GPIO166, GPIO167, GPIO168, GPIO169, GPIO170, GPIO171, GPIO172, GPIO173, GPIO174, GPIO175, GPIO176, GPIO177, GPIO178, GPIO179, GPIO180, GPIO181, GPIO182, GPIO183, GPIO184, GPIO185, GPIO186, GPIO187, GPIO188, GPIO189, GPIO190, GPIO191, GPIO192, GPIO193, GPIO194, GPIO195, GPIO196, GPIO197, GPIO198, GPIO199, GPIO200, GPIO201, GPIO202, GPIO203, GPIO204, GPIO205, GPIO206, GPIO207, GPIO208, GPIO209, GPIO210, GPIO211, GPIO212, GPIO213, GPIO214, GPIO215, GPIO216, GPIO217, GPIO218, GPIO219, GPIO220, GPIO221, GPIO222, GPIO223, GPIO224, GPIO225, GPIO226, GPIO227, GPIO228, GPIO229, GPIO230, GPIO231, GPIO232, GPIO233, GPIO234, GPIO235, GPIO236, GPIO237, GPIO238, GPIO239, GPIO240, GPIO241, GPIO242, GPIO243, GPIO244, GPIO245, GPIO246, GPIO247, GPIO248, GPIO249, GPIO250, GPIO251, GPIO252, GPIO253, GPIO254, GPIO255, GPIO256, GPIO257, GPIO258, GPIO259, GPIO260, GPIO261, GPIO262, GPIO263, GPIO264, GPIO265, GPIO266, GPIO267, GPIO268, GPIO269, GPIO270, GPIO271, GPIO272, GPIO273, GPIO274, GPIO275, GPIO276, GPIO277, GPIO278, GPIO279, GPIO280, GPIO281, GPIO282, GPIO283, GPIO284, GPIO285, GPIO286, GPIO287, GPIO288, GPIO289, GPIO290, GPIO291, GPIO292, GPIO293, GPIO294, GPIO295, GPIO296, GPIO297, GPIO298, GPIO299, GPIO300, GPIO301, GPIO302, GPIO303, GPIO304, GPIO305, GPIO306, GPIO307, GPIO308, GPIO309, GPIO310, GPIO311, GPIO312, GPIO313, GPIO314, GPIO315, GPIO316, GPIO317, GPIO318, GPIO319, GPIO320, GPIO321, GPIO322, GPIO323, GPIO324, GPIO325, GPIO326, GPIO327, GPIO328, GPIO329, GPIO330, GPIO331, GPIO332, GPIO333, GPIO334, GPIO335, GPIO336, GPIO337, GPIO338, GPIO339, GPIO340, GPIO341, GPIO342, GPIO343, GPIO344, GPIO345, GPIO346, GPIO347, GPIO348, GPIO349, GPIO350, GPIO351, GPIO352, GPIO353, GPIO354, GPIO355, GPIO356, GPIO357, GPIO358, GPIO359, GPIO360, GPIO361, GPIO362, GPIO363, GPIO364, GPIO365, GPIO366, GPIO367, GPIO368, GPIO369, GPIO370, GPIO371, GPIO372, GPIO373, GPIO374, GPIO375, GPIO376, GPIO377, GPIO378, GPIO379, GPIO380, GPIO381, GPIO382, GPIO383, GPIO384, GPIO385, GPIO386, GPIO387, GPIO388, GPIO389, GPIO390, GPIO391, GPIO392, GPIO393, GPIO394, GPIO395, GPIO396, GPIO397, GPIO398, GPIO399, GPIO400, GPIO401, GPIO402, GPIO403, GPIO404, GPIO405, GPIO406, GPIO407, GPIO408, GPIO409, GPIO410, GPIO411, GPIO412, GPIO413, GPIO414, GPIO415, GPIO416, GPIO417, GPIO418, GPIO419, GPIO420, GPIO421, GPIO422, GPIO423, GPIO424, GPIO425, GPIO426, GPIO427, GPIO428, GPIO429, GPIO430, GPIO431, GPIO432, GPIO433, GPIO434, GPIO435, GPIO436, GPIO437, GPIO438, GPIO439, GPIO440, GPIO441, GPIO442, GPIO443, GPIO444, GPIO445, GPIO446, GPIO447, GPIO448, GPIO449, GPIO450, GPIO451, GPIO452, GPIO453, GPIO454, GPIO455, GPIO456, GPIO457, GPIO458, GPIO459, GPIO460, GPIO461, GPIO462, GPIO463, GPIO464, GPIO465, GPIO466, GPIO467, GPIO468, GPIO469, GPIO470, GPIO471, GPIO472, GPIO473, GPIO474, GPIO475, GPIO476, GPIO477, GPIO478, GPIO479, GPIO480, GPIO481, GPIO482, GPIO483, GPIO484, GPIO485, GPIO486, GPIO487, GPIO488, GPIO489, GPIO490, GPIO491, GPIO492, GPIO493, GPIO494, GPIO495, GPIO496, GPIO497, GPIO498, GPIO499, GPIO500, GPIO501, GPIO502, GPIO503, GPIO504, GPIO505, GPIO506, GPIO507, GPIO508, GPIO509, GPIO510, GPIO511, GPIO512, GPIO513, GPIO514, GPIO515, GPIO516, GPIO517, GPIO518, GPIO519, GPIO520, GPIO521, GPIO522, GPIO523, GPIO524, GPIO525, GPIO526, GPIO527, GPIO528, GPIO529, GPIO530, GPIO531, GPIO532, GPIO533, GPIO534, GPIO535, GPIO536, GPIO537, GPIO538, GPIO539, GPIO540, GPIO541, GPIO542, GPIO543, GPIO544, GPIO545, GPIO546, GPIO547, GPIO548, GPIO549, GPIO550, GPIO551, GPIO552, GPIO553, GPIO554, GPIO555, GPIO556, GPIO557, GPIO558, GPIO559, GPIO560, GPIO561, GPIO562, GPIO563, GPIO564, GPIO565, GPIO566, GPIO567, GPIO568, GPIO569, GPIO570, GPIO571, GPIO572, GPIO573, GPIO574, GPIO575, GPIO576, GPIO577, GPIO578, GPIO579, GPIO580, GPIO581, GPIO582, GPIO583, GPIO584, GPIO585, GPIO586, GPIO587, GPIO588, GPIO589, GPIO590, GPIO591, GPIO592, GPIO593, GPIO594, GPIO595, GPIO596, GPIO597, GPIO598, GPIO599, GPIO600, GPIO601, GPIO602, GPIO603, GPIO604, GPIO605, GPIO606, GPIO607, GPIO608, GPIO609, GPIO610, GPIO611, GPIO612, GPIO613, GPIO614, GPIO615, GPIO616, GPIO617, GPIO618, GPIO619, GPIO620, GPIO621, GPIO622, GPIO623, GPIO624, GPIO625, GPIO626, GPIO627, GPIO628, GPIO629, GPIO630, GPIO631, GPIO632, GPIO633, GPIO634, GPIO635, GPIO636, GPIO637, GPIO638, GPIO639, GPIO640, GPIO641, GPIO642, GPIO643, GPIO644, GPIO645, GPIO646, GPIO647, GPIO648, GPIO649, GPIO650, GPIO651, GPIO652, GPIO653, GPIO654, GPIO655, GPIO656, GPIO657, GPIO658, GPIO659, GPIO660, GPIO661, GPIO662, GPIO663, GPIO664, GPIO665, GPIO666, GPIO667, GPIO668, GPIO669, GPIO670, GPIO671, GPIO672, GPIO673, GPIO674, GPIO675, GPIO676, GPIO677, GPIO678, GPIO679, GPIO680, GPIO681, GPIO682, GPIO683, GPIO684, GPIO685, GPIO686, GPIO687, GPIO688, GPIO689, GPIO690, GPIO691, GPIO692, GPIO693, GPIO694, GPIO695, GPIO696, GPIO697, GPIO698, GPIO699, GPIO700, GPIO701, GPIO702, GPIO703, GPIO704, GPIO705, GPIO706, GPIO707, GPIO708, GPIO709, GPIO710, GPIO711, GPIO712, GPIO713, GPIO714, GPIO715, GPIO716, GPIO717, GPIO718, GPIO719, GPIO720, GPIO721, GPIO722, GPIO723, GPIO724, GPIO725, GPIO726, GPIO727, GPIO728, GPIO729, GPIO730, GPIO731, GPIO732, GPIO733, GPIO734, GPIO735, GPIO736, GPIO737, GPIO738, GPIO739, GPIO740, GPIO741, GPIO742, GPIO743, GPIO744, GPIO745, GPIO746, GPIO747, GPIO748, GPIO749, GPIO750, GPIO751, GPIO752, GPIO753, GPIO754, GPIO755, GPIO756, GPIO757, GPIO758, GPIO759, GPIO760, GPIO761, GPIO762, GPIO763, GPIO764, GPIO765, GPIO766, GPIO767, GPIO768, GPIO769, GPIO770, GPIO771, GPIO772, GPIO773, GPIO774, GPIO775, GPIO776, GPIO777, GPIO778, GPIO779, GPIO780, GPIO781


Diagram illustrating a bus system with 10 nodes (01 to 10) connected to a central line. The nodes are labeled with their IDs and the address 7510200M. The bus is connected to a line labeled 'END'. The nodes are connected to the bus via a red line, and the bus is connected to the nodes via a blue line. The nodes are connected to the bus via a red line, and the bus is connected to the nodes via a blue line.


The diagram illustrates three different ways to place a 1x1 grid of squares on a 10x10 grid. The first grid (P03) is placed at the top-left corner (row 1, column 1). The second grid (P02) is placed at the top-left corner (row 1, column 1). The third grid (P01) is placed at the top-left corner (row 1, column 1).


ETIENNE BAUERMEISTER
HENRY CERN
STEVE DERNAND
FRANCOIS KAPP
ALAN LANGMAN
GEORGE PECK
MIKE REYNELL
HAYDEN SO
DAN WERTHIMER


COLLABORATORS:		DOC NO NEP-ADM-XXX-SD-0001		SECRET
CASPER GROUP, UC BERKELEY HWAO, SOCORRO MEEKAT, CAPE TOWN		DESCRIPTION RECONFIGURATION OPEN ARCHITECTURE HW		
http://casper.berkeley.edu/		NAME: F KAPP		
6-19-2008_14:43		APPROVED: E BAUERMEISTER		SECRET
PATH	PATH	CHECKED:		




















ROACH/iBOE2		ROACH_TRANSCEIVERS_PSU	
COLLABORATORS:		DOC NO	REVISION
CASPER GROUP, UC BERKELEY		NRF-ADM-XXX-SD-0001	A
MESA, SOCORRO		DESCRIPTION	
MEEFAT, CAPE TOWN		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/		DRN:	APP:
6-19-2008 14:43		F KAPP	
PATH	PATH	CHECKED: E BAUERMEISTER	SHEET 10 OF 2






































ROACH/iBOE2		ROACH_DIFF_GPIO		REVISION	
COLLABORATORS:		SOC NO		A	
CAPSER GROUP, UC BERKELEY		NRF-ADM-XXX-SD-0001			
MS&L, SCSOCHO		DESCRIPTION			
ms&E&T, CAPE TOWN		RECONFIGURABLE OVP ARCHITECTURE HW			
http://capers.berkeley.edu/		TEAM:		AFFILIATION:	
6-19-2008-14:43		F KAPP			
PATH PATH		CHECKED:		SHEET	
		E BAUMEISTER		12 OF 20	



ROACH/iBOE2		ROACH_GPIO_MISC	
COLLABORATORS:		DWG NO	REVISION
CASPER GROUP, UC BERKELEY		NRF-ADM-XXX-BD-0001	A
DESCRIPTION			
NRAO, SOONERO			
BauerKAT, CAPE TOWN			
RECONFIGURABLE OPEN ARCHITECTURE HW			
http://casper.berkeley.edu/		DRAWN:	APPD:
6-19-2008 14:43		F KAPP	
PATH	PATH	R BAUERMISTROT	
		CHECKED:	SHEET





ROACH/iBOB2		ROACH_QDR2P_BY0_1	
COLLABORATORS: CASPER GROUP, UC BERKELEY WRAJ, GCOBORG meerCAT, CAPE TOWN http://casper.berkeley.edu/		DOC NO: NRP-ADM-XXX-SD-0001 DESCRIPTION: SECOND/STAIRWELL OVER ARCHITECTURE SH	REVISION: A
6-19-2008_14:43		NAME: F KAPP	APPR:
PATH	PATH	WORKED BY: E BAUERMEISTER	SHEET 14 OF 2










ROACH/iBOE2		ROACH_QDR2P_BY2_3	
COLLABORATORS:		DOC NO	REVISION
CASPER GROUP, UC BERKELEY		NRF-ADM-XXX-SD-0001	A
NRAO, SOONERO		DESCRIPTION	
MesaCAT, CAPE TOWN		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/		DATE:	APPRO:
6-19-2008.14:43		F KAPP	
PATH PATH		R BAUERNBIESTER	SHEET

TBD

VALID CONFIGURATION MODES			
Configuration Mode	M[2:0]	Bus Width	CCLK Direction
Master Serial	000	1	Output
Master SPI	001	1	Output
Master BPI-Up	010	8, 16	Output
Master BPI-Down	011	8, 16	Output
Master SelectMAP	100	8, 16	Output
JTAG	101	1	Input (TCK)
Slave SelectMAP	110	8, 16, 32	Input
Slave Serial	111	1	Input




ROACH/iBOB2		ROACH_CONFIG	
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO NRF-ADM-XXX-SD-0001		REVISION A
	DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW		
	6-19-2008_14:43	DRAWN: F KAPP	APPR:
	PATH	CHECKED: E BAUERMEISTER	SHEET 16 OF 25



REMOVED 1.8V AND 1.5V REGULATORS, CONNECTED TO V5 RAILS


REMOVED VTT AND VREF - INCLUDED ON ROACH_PPC_DDR2

ROACH/iBOE2		ROACH_PPC_POWER_1	
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOONERO BaeKAT, CAPE TOWN http://casper.berkeley.edu/ 6-19-2008, 14:43 PATH	DOC NO NRF-ADM-XXX-SD-0001		REVISION A
	DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW		
	DRAWN: F KAPP		APPD:
	CHECKED: R BAUERMILLER		SHEET 17 OF 25

A	B	C	D	E	F	G	H	J	K	L	M																							
7											7																							
6		REMOVED 3V3 GENERATION									6																							
5											5																							
4	REMOVED +12V GENERATION			REMOVED -12V GENERATION							4																							
3											3																							
2											2																							
1	REMOVED +1V GENERATION			REMOVED +2V5 GENERATION							1																							
0								<table><tr><td colspan="2">ROACH/iBOB2</td><td colspan="2">ROACH_PPC_POWER_2</td></tr><tr><td colspan="2" rowspan="3">COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/</td><td>DOC NO</td><td>REVISION</td></tr><tr><td>NRF-ADM-XXX-SD-0001</td><td>A</td></tr><tr><td colspan="2">DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW</td></tr><tr><td colspan="2">6-19-2008_14:43</td><td>DRAWN: F KAPP</td><td>APPR:</td></tr><tr><td colspan="2">PATH PATH</td><td>CHECKED: E BAUERMEISTER</td><td>SHEET 18 OF 25</td></tr></table>	ROACH/iBOB2		ROACH_PPC_POWER_2		COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/		DOC NO	REVISION	NRF-ADM-XXX-SD-0001	A	DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW		6-19-2008_14:43		DRAWN: F KAPP	APPR:	PATH PATH		CHECKED: E BAUERMEISTER	SHEET 18 OF 25						
ROACH/iBOB2		ROACH_PPC_POWER_2																																
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/		DOC NO	REVISION																															
		NRF-ADM-XXX-SD-0001	A																															
		DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW																																
6-19-2008_14:43		DRAWN: F KAPP	APPR:																															
PATH PATH		CHECKED: E BAUERMEISTER	SHEET 18 OF 25																															
A	B	C	D	E	F	G	H	J	K	L	M																							

The RGMII signaling is 125 MHz using both rising and falling edges of the clock.
The Tx and the Rx side trace length should be matched within the signal group to minimize timing skew.
It is advised to match the trace length within 0.1 inch within the Tx and Rx signal groups.
Minimize the number of vias on the RGMII lines to minimize timing skew.
Since the signal rise and fall time are sub-nano second, transmission line design guidelines should be followed.

CONFIRMED NC'S ON PINS WITH AMCC TECH SUPPORT IN EMAIL DATED 2007/08/30



STRAPPING OPTIONS FOR PHY - SEE DATA SHEET FOR DETAIL

JUMPER DEFAULTS

JP10, JP11	2 - 3	PHY ADD0 = 1
JP12, JP13	1 - 2	Advertised Modes
JP14, JP15	1 - 2	1000BASE-T, 100BASE-TX, 10BASE-T
JP16, JP17	2 - 3	FULL DUPLEX
JP18, JP19	2 - 3	AUTO NEGOTIATION ENABLED
JP20-23	1 - 2	PHY ADD4:1 = 1111

ROACH/iBOE2

COLLABORATORS:		DOC NO	REVISION
CASPER GROUP, UC BERKELEY		NRF-ADM-XXX-SD-0001	A
NRAO, SOCCORRO		DESCRIPTION	
MASCARAT, CAPE TOWN		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/		DATE	JPPI
6-19-2008 14:43		F KAPP	
PATH		PATH	R BAUERNBIESTER
		CHECKED	SHEET

