







[illegible][illegible]


The diagram illustrates a PCB layout with various components and fiducials. At the top, a component footprint is shown with 10 pins, labeled R1 through R9 and a 10-pin header. The pins are connected to a network of red and blue lines. A green dashed line indicates a boundary. Below this, there are three circular pads labeled R10 and R11. The bottom section contains several rectangular areas labeled 'BOARD FIDUCIALS' and 'BOARD SERIAL NUMBER'. The right side of the board features a large area labeled 'BOARD LOGO' and a section titled 'CONTRIBUTORS' listing names like STEINKE, BACHMEISTER, KERRY, CHEN, etc.


COLLABORATORS:	DOC NO	
CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerkat, CAPE TOWN	NRF-ADM-XXX-SD-0001	
	DESCRIPTION	
	RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/	ISSUES:	APPR:







ROACH/iBOE2			ROACH_5V_POWER		
COLLABORATORS:			DOC NO		
CASPER GROUP, UC BERKELEY			NRF-ADM-XXX-SD-0001		
NRAO, SOONERO			REVISION		
MERCAT, CAPE TOWN			A		
RECONFIGURABLE OPEN ARCHITECTURE HW			DESCRIPTION		
http://casper.berkeley.edu/			REVISION		
6-9-2008 14:27			F KAPP		
PATH			R BAERMISTROT		
SHEET			4 OF 25		















ROACH/iBOE2		ROACH_TRANSCEIVERS2_3	
COLLABORATORS:		DOC NO:	REVISION
CASPER GROUP, UC BERKELEY NRAD, SOCCORO BEEKAT, CAPE TOWN		NRX-ADM-XXX-SD-0001	A
DESCRIPTION		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/		NAME:	APP:
6-9-2008_14:27		F KAPP	
PATH	PATH	CHECKED:	SHEET
		R BAUERMEISTER	9 OF 25



ROACH/iBOE2		ROACH_TRANSCEIVERS_PSU	
COLLABORATORS:		DOC NO	REVISION
CASPER GROUP, UC BERKELEY NRAO, SOCCORRO MEXICO, CAPE TOWN		NRF-ADM-XXX-SD-0001	A
		DESCRIPTION	
		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/		DRAWN:	APPD:
6-9-2008_14:27		F KAPP	
PATH	PATH	CHECKED:	SHEET
		E BAUERMEISTER	10 OF 2







GPIOVC33[3] SELECTS DIRECTION
ON U10 AND U11:
LOW - OUTPUT FROM ROACH
HIGH - INPUT TO ROACH

GPIOVC33[4] SELECTS DIRECTION
ON U13 AND U14:
LOW - OUTPUT FROM ROACH
HIGH - INPUT TO ROACH

IF CN10 IS ON, CLOCK CAPABLE GPIO P ARE OUTPUTS

ROACH/iBOE2

COLLABORATORS:
CASPER GROUP, UC BERKELEY
NRAO, SOONERO
BauerKAT, CAPE TOWN
<http://casper.berkeley.edu/>

6-9-2008_14:27
PATH PATH

ROACH_GPIO_MISC

DOC NO
NRF-ADM-XXX-BD-0001
DESCRIPTION
RECONFIGURABLE OPEN ARCHITECTURE HW








6-9-2008_14:27
PATH PATH

REVISION
A









DESIGNED BY
F KAPP

CHECKED BY
R BAUERMISTROT

SHEET
13 OF 25





ROACH/iBOB2		ROACH_QDR2P_BY0_1	
COLLABORATORS:		DOC NO:	REVISION
CASPER GROUP, UC BERKELEY NRAO, SOCORRO meecRAT, CAPS TOWN		NRF-ADM-XXX-SD-0001	A
http://casper.berkeley.edu/		DESCRIPTION:	
		RECONFIGURABLE OPEN ARCHITECTURE IM	
6-9-2008_14:27		DRAWN:	APPD:
PATH PATH		F KAPP	
		CHECKED:	SHEET
		E BAUERKRITTER	14 OF 25










ROACH/iBOB2		ROACH_QDR2P_BY2_3	
COLLABORATORS:		DOC NO	REVISION
CASPER GROUP, UC BERKELEY		NRF-ADM-XXX-SD-0001	A
NRAO, SOONERO		DESCRIPTION	
MesaCAT, CAPE TOWN		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/		ISSUED	ISSUED
6-9-2008_14:27		F KAPP	
PATH PATH		R BAUERNBIESTER	SHEET

TBD

VALID CONFIGURATION MODES			
Configuration Mode	M[2:0]	Bus Width	CCLK Direction
Master Serial	000	1	Output
Master SPI	001	1	Output
Master BPI-Up	010	8, 16	Output
Master BPI-Down	011	8, 16	Output
Master SelectMAP	100	8, 16	Output
JTAG	101	1	Input (TCK)
Slave SelectMAP	110	8, 16, 32	Input
Slave Serial	111	1	Input



ROACH/iBOB2		ROACH_CONFIG	
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO NRF-ADM-XXX-SD-0001		REVISION A
	DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW		
	DRAWN: F KAPP		APPR:
	CHECKED: E BAUERMEISTER		SHEET 16 OF 25
6-9-2008_14:27			
PATH	PATH		




REMOVED 1.8V AND 1.5V REGULATORS, CONNECTED TO V5 RAILS

REMOVED VTT AND VREF - INCLUDED ON ROACH_PPC_DDR2

ROACH/iBOB2		ROACH_PPC_POWER_1	
COLLABORATORS:		DOC NO	REVISION
CASPER GROUP, UC BERKELEY MESA, GIGACORE MESAET, CAPE TOWN		NYX-ADM-XXX-ID-0001	A
DESCRIPTION		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/		ISSUED:	APPRO:
6-9-2008 14:27		F KAPP	
PATH PATH		DESIGNED:	SHEET
		E BAUERMEISTER	17 OF 2

	A	B	C	D	E	F	G	H	J	K	L	M
7												
6												
5												
4												
3												
2												
1												
0												
	A	B	C	D	E	F	G	H	J	K	L	M

REMOVED 3V3 GENERATION



REMOVED +12V GENERATION

REMOVED -12V GENERATION


REMOVED +1V GENERATION


REMOVED +2V5 GENERATION

ROACH/iBOB2		ROACH_PPC_POWER_2	
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/		DOC NO	REVISION
		NRF-ADM-XXX-SD-0001	A
		DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW	
6-9-2008_14:27		DRAWN: F KAPP	APPR:
PATH	PATH	CHECKED: E BAUERMEISTER	SHEET 18 OF 25

The RGMII signaling is 125 MHz using both rising and falling edges of the clock.
The Tx and the Rx side trace length should be matched within the signal group to minimize timing skew.
It is advised to match the trace length within 0.1 inch within the Tx and Rx signal groups.
Minimize the number of vias on the RGMII lines to minimize timing skew.
Since the signal rise and fall time are sub-nano second, transmission line design guidelines should be followed.

CONFIRMED NC'S ON PINS WITH AMCC TECH SUPPORT IN EMAIL DATED 2007/08/30





ROACH/iBOB2

COLLABORATORS:

CASPER GROUP, UC BERKELEY

NRAD, SOCOBRO

RECONSTRUCTABLE OPEN ARCHITECTURE HW

6-9-2008_14:27

ROACH_PPC_DDR2

DOC NO

NRAD-XXX-SD-0001

DESCRIPTION

RECONSTRUCTABLE OPEN ARCHITECTURE HW

6-9-2008_14:27

REV: 1.0

A

RECONSTRUCTABLE OPEN ARCHITECTURE HW

F KAPP


6-9-2008_14:27





PATH PATH


R BAUERMEISTER

SHEET

22 OF 25







CHIP SELECTS CONFIG	
CS0	NOR FLASH - U42
CS1	FPGA - U15
CS2	CPUD - U54
CS3	FPGA - U15
CS4	SELECTMAP_CS
CS5	GPIO - SX95_D_IN

ROACH/iBOE2		ROACH_PPC_NVM_SERIAL	
COLLABORATORS:		DOC NO	REVISION
CASPER GROUP, UC BERKELEY		NRF-ADM-XXX-BD-0001	A
NRAO, SOONERO		DESCRIPTION	
BARRACUDA		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/		DESIGNER	APPV
6-9-2008_14:27		F KAPP	
PATH		CHECKED	R BAUERBIESTER
		SHEET	
		25 OF 25	