





TBD



VALID CONFIGURATION MODES			
Configuration Mode	M[2:0]	Bus Width	CCLK Direction
Master Serial	000	1	Output
Master SPI	001	1	Output
Master BPI-Up	010	8, 16	Output
Master BPI-Down	011	8, 16	Output
Master SelectMAP	100	8, 16	Output
JTAG	101	1	Input (TCK)
Slave SelectMAP	110	8, 16, 32	Input
Slave Serial	111	1	Input














Xilinx
Programming Cable

JTAG



PLACE NEAR CPLD JTAG CONNECTOR







Diagram illustrating the G5000000 JTAG interface connections:

- G5000000** (Chip) pins: TCK, TMS, TDI, TDO, TRST#
- JTAG** (Controller) pins: TCK, TMS, TDI, TDO, TRST#
- Connections:**
 - TCK (G5000000) to TCK (JTAG)
 - TMS (G5000000) to TMS (JTAG)
 - TDI (G5000000) to TDI (JTAG)
 - TDO (G5000000) to TDO (JTAG)
 - TRST# (G5000000) to TRST# (JTAG)

