



		<b>KAROO ARRAY TELESCOPE, NRF</b> UNIT 12, LONSDALE BUILDING LONSDALE WAY, PINELANDS, 7405 SOUTH AFRICA	
<b>ROACH_TOP</b>			
CHECKED BY <PUT NAME HERE>		SIZE <b>A2</b>	REV <b>A</b>
DRAWN BY FRANCOIS KAPP		SCALE NTS	1 of 1
		SHEET	9-7-2007_16:22





















































SysErr will be used to drive Status LED (active H)


## Xilinx Programming Cable




PLACE NEAR CPLD JTAG CONNECTOR

Assertion of USB2\_RESET may be asynchronous to CLK\_USB2\_CPLD  
De-assertion of USB2\_RESET must be synchronous to CLK\_USB2\_CPLD











































VTT ISLAND WITH DECOUPLING AND TERMINATION IN COMPACT ARRANGEMENT







**TBD**

VALID CONFIGURATION MODES			
Configuration Mode	M[2:0]	Bus Width	CCLK Direction
Master Serial	000	1	Output
Master SPI	001	1	Output
Master BPI-Up	010	8, 16	Output
Master BPI-Down	011	8, 16	Output
Master SelectMAP	100	8, 16	Output
Master JTAG	101	1	Input (TCK)
Slave SelectMAP	110	8, 16, 32	Input
Slave Serial	111	1	Input

