



VIRTEX5




PPC




MECHANICAL




BOARD FIDUCIALS










LOGO 'S




ROACH/iBOB2		ROACH_TOP	
COLLABORATORS:		DOC NO	REVISION
CASPER GROUP, UC BERKELEY		ROACH	1.0.2
WRAG, EOCORRO		DESCRIPTION	
meerCAT, CAPE TOWN		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/		NAME:	APP:
11-18-2008_15:44		F KAPP	
PATH	PATH	TRACKED:	SHEET
		E BAUMEISTER	1 OF 2







ROACH/iBOE2			ROACH_5V_POWER		
COLLABORATORS:			DOC NO		REVISION
CASPER GROUP, UC BERKELEY			NRF-ADM-XXX-SD-0001		A
NRAO, SOONERO			DESCRIPTION		
BARKAT, CAPE TOWN			RECONFIGURABLE OPEN ARCHITECTURE HW		
http://casper.berkeley.edu/			DRAWN:		APPD:
11-18-2008_15:44			F KAPP		
PATH			R BAUERMEISTER		SHEET














ROACH/iBOE2			ROACH_TRANSCEIVERS2_3		
COLLABORATORS:			DOC NO		
CASPER GROUP, UC BERKELEY			NRF-ADM-XXX-SD-0001		
NRAO, SOONERO			DESCRIPTION		
RECONFIGURABLE OPEN ARCHITECTURE HW			REVISION		
http://casper.berkeley.edu/			F KAPP		
11-18-2008_15:44			R BAUERMASTER		
PATH			SHEET		


















ROACH/iBOE2				ROACH_DIFF_GPIO			
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCCORO BrewKAT, CAPE TOWN http://casper.berkeley.edu/ 11-18-2008_15:44 PATH PATH				DOC NO		REVISION	
				NRF-ADM-XXX-BD-0001		A	
				DESCRIPTION			
				RECONFIGURABLE OPEN ARCHITECTURE HW			
DRAWN:				F KAPP		APPR:	
CHECKED:				E BAUERMEISTER		SHEET	
						12 OF 25	



ROACH/iBOE2		ROACH_GPIO_MISC	
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCCORRO BARRACAT, CAPE TOWN http://casper.berkeley.edu/		DOC NO: NRF-ADM-XXX-BD-0001	REVISION: A
11-18-2008_15:44		DESIGNER: F KAPP	CHECKED: R BAUERMISTROT
PATH	PATH	PATH	SHEET





ROACH/iBOE2				ROACH_QDR2P_BY0_1			
COLLABORATORS:				DOC NO		REVISION	
CASPER GROUP, UC BERKELEY				NRF-ADM-XXX-SD-0001		A	
NRAO, SOCCORRO				DESCRIPTION		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/				DRAWN:		CHECKED:	
11-18-2008_15:44				F KAPP		R BAUERMEISTER	
PATH				PATH		SHEET	



ROACH/iBOB2		ROACH_QDR2P_BY2_3	
COLLABORATORS: CAPER GROUP, UC BERKELEY WASH. STATE MERRCAT, CAPE TOWN http://casper.berkeley.edu/		XRC MW MIF-ADM-XXX-ED-0001 RECONFIGUR RECONFIGURABLE GEN ARCHITECTURE SW	REVISION A
11-18-2008_15:44 PATH PATH		NAME: F KAPP CHECKED: K NAUMENKISTER	APPR: SHERT 15 OF


TBD

VALID CONFIGURATION MODES			
Configuration Mode	M[2:0]	Bus Width	CCLK Direction
Master Serial	000	1	Output
Master SPI	001	1	Output
Master BPI-Up	010	8, 16	Output
Master BPI-Down	011	8, 16	Output
Master SelectMAP	100	8, 16	Output
JTAG	101	1	Input (TCK)
Slave SelectMAP	110	8, 16, 32	Input
Slave Serial	111	1	Input



ROACH/iBOB2		ROACH_CONFIG	
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO NRF-ADM-XXX-SD-0001		REVISION A
	DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW		
	11-18-2008_15:44	DRAWN: F KAPP	APPR:
PATH	PATH	CHECKED: E BAUERMEISTER	SHEET 16 OF 25

REMOVED 3V3 GENERATION





REMOVED +12V GENERATION

REMOVED -12V GENERATION

REMOVED +1V GENERATION


REMOVED +2V5 GENERATION

ROACH/iBOB2		ROACH_PPC_POWER_2	
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/		DOC NO	REVISION
		NRF-ADM-XXX-SD-0001	A
		DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW	
11-18-2008_15:44		DRAWN: F KAPP	APPR:
PATH	PATH	CHECKED: E BAUERMEISTER	SHEET 18 OF 25



JP10, JP11	2 - 3	PHY ADD0 = 1
JP12, JP13	1 - 2	Advertised Modes
JP14, JP15	1 - 2	1000BASE-T, 100BASE-TX, 10BASE-T
JP16, JP17	2 - 3	FULL DUPLEX
JP18, JP19	2 - 3	AUTO NEGOTIATION ENABLED
JP20-23	1 - 2	PHY ADD4:1 = 1111

07 2



Critical Placement and Route
Clock Rules:


Clock Rules:
CLK_UART_11_0592MHz = as short as possible
CLK_SYS_33MHz = as short as possible
CLK_CPLD_33MHz = CLK_SYS_33MHz

Critical Placement and Route
Clock Rules:

Clock Rules:
CLK_PC13_6633MHz = as short as possible
CLK_PC12_6633MHz = CLK_PC13_6633MHz
CLK_PC11_6633MHz = CLK_PC12_6633MHz + 2.5°
CLK_GETH0_25MHz = as short as possible
CLK_GETH1_25MHz = CLK_GETH0_25MHz
CLK_CPLD_50MHz = as short as possible
CLK_USB2_0_48MHz = as short as possible
CLK_USB2_0_12MHz = as short as possible


TRACE & JTAG CONNECTORS

Critical placement and routing
of the Trace connector and nets.
Up to CPU frequency!



DEBUG_TRST#

TRACE PORT



ROACH/iBOE2

ROACH_PPC_TST_CLK_IO

COLLABORATORS:
CASPER GROUP, UC BERKELEY
NRAO, SOCCORO
MesaCAT, CAPE TOWN
<http://casper.berkeley.edu/>

DOC NO: NRP-ADM-XXX-BD-0001
SERIES: A

DESCRIPTION:
RECONFIGURABLE OPEN ARCHITECTURE HW




DATE: 11-18-2008_15:44

PATH: F KAPP

CHECKED: R BAUERMEISTER

SHEET

23 OF 25



PATH	PATH
11-10-2000_15.44	

E. BAUERMEIST

