VIRTEX5

POWER SUPPLY AND MONITORING



VIRTEX5 CLOCKS



ZDOK/ADC INTERFACE



V5 DDR2 MEMORY



V5 DIFFERENTIAL GPIO



V5 SE GPIO & MISCELLANEOUS



GIGABIT TRANSCEIVERS



QDRII+ MEMORY



V5 POWER



VIRTEX5 CONFIGURATION

PPC

MECHANICAL



CONTRIBUTORS

ETIENNE BAUERMEISTER
HENRY CHEN
STEVE DURAND
FRANCOIS KAPP
ALAN LANDMAN
GEORGE PECK
MIKE REVNELL
HAYDEN SO
DAN WERTHIMER

ROACH/iBOB2	**ROACH_TOP**
COLLABORATORS: CASPER GROUP, UC BERKELEY; NRAO, SOCORRO; meerKAT, CAPE TOWN; http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 · REVISION: A
	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
10-17-2007_15:51 · PATH PATH	DRAWN: F KAPP · APPR: · CHECKED: E BAUERMEISTER · SHEET 1 OF 25

TIE TO 3V3AUX TO ENABLE PROGRAMMING VOLTAGE
TIE TO GROUND TO DISABLE PROGRAMMING VOLTAGE

TIE TO GROUND IF PLL'S ARE NOT USED

PLACE AT ACTEL 3V3 POWER PINS

PLACE AT ACTEL 1V5 POWER PINS

roach_AFS600_powerpins

roach_AFS600_configpins

roach_AFS600_pcb

PB POWER SWITCH

KEY - REMOVE PIN

MONITOR RESET

XPORT - PLACE IN REAR I/O REGION

ACTEL JTAG CONNECTOR

ROACH/iBOB2	ROACH_MONITOR
COLLABORATORS: CASPER GROUP, UC BERKELEY; NRAO, SOCORRO; meerKAT, CAPE TOWN; http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001; REVISION: A
	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
10-17-2007_15:51	DRAWN: F KAPP; APPR:
PATH PATH	CHECKED: E BAUERMEISTER; SHEET 2 OF 25

AUX FAN CONNECTORS - ATX 4 PIN

J21
1 GND
2 12V
3 SENSE
4 CONTROL
47053-1000
PLACE ON SILKSCREEN: FAN1
FAN1_SENSE 1-8E,1-9B,2-2M
FAN1_CONTROL 1-8B,1-9E,2-2M

J20
1 GND
2 12V
3 SENSE
4 CONTROL
47053-1000
PLACE ON SILKSCREEN: FAN2
FAN2_SENSE 1-8E,1-9B,2-2M
FAN2_CONTROL 1-8B,1-9E,2-2M

J19
1 GND
2 12V
3 SENSE
4 CONTROL
47053-1000
PLACE ON SILKSCREEN: FAN3
FAN3_SENSE 1-8E,1-9B,2-1M
FAN3_CONTROL 1-8B,1-9E,2-2M

GND

ATX POWER CONNECTORS

5VAUX
N12V

J18
1 3V3_1
2 3V3_2
3 COM_1
4 5V_1
5 COM_2
6 5V_2
7 COM_3
8 PWR_OK
9 5VSB
10 12V1_1
11 12V1_2
12 3V3_3
13 3V3_4
14 _12V
15 COM_4
16 PS_ON#
17 COM_5
18 COM_6
19 COM_7
20 N/C
21 5V_3
22 5V_4
23 5V_5
24 COM_8
44206-0007

PWR_OK 1-8B,1-8E,2-8B
5VAUX
PS_ON# 1-8B,1-9E,2-8B

J32
0015453110

5V_ATX 1-8E,1-9B,2-4A
3V3_ATX 1-8E,1-9B,2-3A
12V_ATX 1-8B,1-8E,2-6B

LOAD RESISTORS FOR ATX PSU MIN LOAD
SWITCH OFF ONCE LOAD EXCEEDS MINIMUM SPEC
ADJUST RESISTOR VALUES FOR ACTUAL SUPPLY

5VAUX
R180 10K
Q9 NDS331N
R185 10R 5W AC05000001009JL800
Q10 NDS331N
R187 56R 5W AC05000005609JL800
Q8 BSS138
LOAD_RES_OFF 1-8B,1-9B,2-8B
R181 1K
GND

J16
1 COM1
2 COM2
12V1 3
12V2 4
39-29-9042

1V0
ROUTE FROM LOAD
PLACE RESISTOR CLOSE TO PTH08T210WAD
ROUTE SHORTEST
R144 TBD
U50
TURBOTRANS
SENSE+
VI_1
VI_0
INHIBIT/UVLADJ
TRACK
SENSE-
PTH08T210WAD
12V
L6 BLM31PG121SN1B
C403 330UF 16V
C401 330UF 16V
C419 10UF
1V2
C418 10UF
C402 1000UF 2V5
C400 1000UF 2V5
I1V0 1-8E,1-9B,2-1B
VO_0
VO_1
VOADJUST
R143 TBD
DIRECT TO P8 ON PTH08T210W, DEDICATED TRACE
1V0_INHIBIT 1-8B,1-8E,2-6B
Q4 BSS138
ROUTE FROM LOAD
GND

1V2
ROUTE FROM LOAD
PLACE RESISTOR CLOSE TO PTH08T210WAD
ROUTE SHORTEST
R142 3K3
U49
TURBOTRANS
SENSE+
VI_1
VI_0
INHIBIT/UVLADJ
TRACK
SENSE-
PTH08T210WAD
12V
L5 BLM31PG121SN1B
C399 330UF 16V
C397 330UF 16V
C417 10UF
1V5
C416 10UF
C398 1000UF 2V5
C396 1000UF 2V5
I1V2 1-8E,1-9B,2-2B
VO_0
VO_1
VOADJUST
R145 3K4
DIRECT TO P8 ON PTH08T210W, DEDICATED TRACE
1V2_INHIBIT 1-8B,1-8E,2-1B
Q3 BSS138
ROUTE FROM LOAD
GND

1V5
ROUTE FROM LOAD
PLACE RESISTOR CLOSE TO PTH08T210WAD
ROUTE SHORTEST
R146 TBD
U51
TURBOTRANS
SENSE+
VI_1
VI_0
INHIBIT/UVLADJ
TRACK
SENSE-
PTH08T210WAD
12V
L7 BLM31PG121SN1B
C404 330UF 16V
C406 330UF 16V
C420 10UF
1V8
C421 10UF
C405 1000UF 2V5
C407 1000UF 2V5
I1V5 1-8E,1-9B,2-2B
VO_0
VO_1
VOADJUST
R147 TBD
DIRECT TO P8 ON PTH08T210W, DEDICATED TRACE
1V5_INHIBIT 1-8B,1-8E,2-1B
Q5 BSS138
ROUTE FROM LOAD
GND

1V8
ROUTE FROM LOAD
PLACE RESISTOR CLOSE TO PTH08T210WAD
ROUTE SHORTEST
R149 TBD
U52
TURBOTRANS
SENSE+
VI_1
VI_0
INHIBIT/UVLADJ
TRACK
SENSE-
PTH08T210WAD
12V
L14 BLM31PG121SN1B
C411 330UF 16V
C409 330UF 16V
C423 10UF
2V5
C422 10UF
C410 1000UF 2V5
C408 1000UF 2V5
I1V8 1-8E,1-9B,2-2B
VO_0
VO_1
VOADJUST
R148 TBD
DIRECT TO P8 ON PTH08T210W, DEDICATED TRACE
1V8_INHIBIT 1-8B,1-8E,2-1B
Q6 BSS138
ROUTE FROM LOAD
GND

2V5
ROUTE FROM LOAD
PLACE RESISTOR CLOSE TO PTH08T210WAD
ROUTE SHORTEST
R177 TBD
U53
TURBOTRANS
SENSE+
VI_1
VI_0
INHIBIT/UVLADJ
TRACK
SENSE-
PTH08T210WAD
2V5_TRACK 1-8B,1-9E,2-6B
R183 1K
C426 10UF
12V
L15 BLM31PG121SN1B
C412 330UF 16V
C414 330UF 16V
C424 10UF
C425 10UF 16V
C413 470UF 6.3V
C415 470UF 6.3V
I2V5 1-8E,1-9B,2-2B
VO_0
VO_1
VOADJUST
R179 TBD
DIRECT TO P8 ON PTH08T210W, DEDICATED TRACE
2V5_INHIBIT 1-8B,1-9E,2-1B
Q7 BSS138
ROUTE FROM LOAD
GND

ADJUSTMENT AND T2 RESISTOR VALUES TBD
SOURCE VOLTAGES TO BE SELECTED

ROACH/iBOB2	ROACH_PSU
COLLABORATORS: CASPER GROUP, UC BERKELEY; NRAO, SOCORRO; meerKAT, CAPE TOWN; http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001; REVISION: A
	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE RW
10-17-2007_15:51 PATH PATH	DRAWN: F KAPP; APPR:
	CHECKED: E BAUERMEISTER; SHEET: 3 OF 25











ROACH/iBOB2	**ROACH_5V_POWER**
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET: 4 OF 25
10-17-2007_15:51 PATH PATH	

ZDOK0_CLK0_P K18
ZDOK0_CLK0_N J19
ZDOK0_CLK1_P J16
ZDOK0_CLK1_N J17
VRP_20 L11
VRN_20 L10
VRP_12_GPIOLVC25 P9
VRN_12_GPIOLVC25 R9
2V5
2V5_12 M9
2V5_12_1 N6
2V5_12_2 T7
2V5_20 E10
2V5_20_1 H11
2V5_20_2 J8
C328 47UF 6V
C327 47UF 6V
C326 47UF 6V
C329 47UF 6V
C325 220NF 6.3V
C322 220NF 6.3V
C323 220NF 6.3V
C324 220NF 6.3V
U15
BANKS=20, 12
ZDOK0_DP_P[37] E6
ZDOK0_DP_N[37] E7
ZDOK0_DP_P[36] T9
ZDOK0_DP_N[36] U10
ZDOK0_DP_P[35] G6
ZDOK0_DP_N[35] G7
ZDOK0_DP_P[34] T10
ZDOK0_DP_N[34] T11
ZDOK0_DP_P[33] F5
ZDOK0_DP_N[33] F6
ZDOK0_DP_P[32] R11
ZDOK0_DP_N[32] P10
ZDOK0_DP_P[31] H5
ZDOK0_DP_N[31] G5
ZDOK0_DP_P[30] H7
ZDOK0_DP_N[30] J7
ZDOK0_DP_P[29] T8
ZDOK0_DP_N[29] U7
ZDOK0_DP_P[28] R7
ZDOK0_DP_N[28] R8
ZDOK0_DP_P[27] J6
ZDOK0_DP_N[27] J5
ZDOK0_DP_P[26] R6
ZDOK0_DP_N[26] T6
ZDOK0_DP_P[25] K7
ZDOK0_DP_N[25] K6
ZDOK0_DP_P[24] P7
ZDOK0_DP_N[24] P6
ZDOK0_DP_P[23] L4
ZDOK0_DP_N[23] L5
ZDOK0_DP_P[22] N5
ZDOK0_DP_N[22] P5
ZDOK0_DP_P[21] M7
ZDOK0_DP_N[21] L6
ZDOK0_DP_P[20] N8
ZDOK0_DP_N[20] N7
ZDOK0_DP_P[19] M6
ZDOK0_DP_N[19] M5
ZDOK0_DP_P[18] F13
ZDOK0_DP_N[18] G13
ZDOK0_DP_P[17] N10
ZDOK0_DP_N[17] N9
ZDOK0_DP_P[16] E12
ZDOK0_DP_N[16] E13
ZDOK0_DP_P[15] M10
ZDOK0_DP_N[15] L9
ZDOK0_DP_P[14] F11
ZDOK0_DP_N[14] E11
ZDOK0_DP_P[13] M8
ZDOK0_DP_N[13] L8
ZDOK0_DP_P[12] G11
ZDOK0_DP_N[12] G12
ZDOK0_DP_P[11] B13
ZDOK0_DP_N[11] C13
ZDOK0_DP_P[10] K8
ZDOK0_DP_N[10] K9
ZDOK0_DP_P[9] J10
ZDOK0_DP_N[9] J9
ZDOK0_DP_P[8] A13
ZDOK0_DP_N[8] B12
ZDOK0_DP_P[7] H10
ZDOK0_DP_N[7] H9
ZDOK0_DP_P[6] D12
ZDOK0_DP_N[6] C12
ZDOK0_DP_P[5] K11
ZDOK0_DP_N[5] J11
ZDOK0_DP_P[4] D11
ZDOK0_DP_N[4] D10
ZDOK0_DP_P[3] G8
ZDOK0_DP_N[3] H8
ZDOK0_DP_P[2] F10
ZDOK0_DP_N[2] G10
ZDOK0_DP_P[1] F9
ZDOK0_DP_N[1] F8
ZDOK0_DP_P[0] E9
ZDOK0_DP_N[0] E8
5V0
3V3
2V5
1V8
C315 1UF 16V
C314 100NF 10V
C317 1UF 16V
C316 100NF 10V
C318 1UF 16V
C319 100NF 10V
C321 1UF 16V
C320 100NF 10V
P5
6367550-5
ZDOK40
ZDOK0_DP_P[0] A1
ZDOK0_DP_N[0] A2
ZDOK0_DP_P[1] A3
ZDOK0_DP_N[1] A4
ZDOK0_DP_P[2] A5
ZDOK0_DP_N[2] A6
ZDOK0_DP_P[3] A7
ZDOK0_DP_N[3] A8
ZDOK0_DP_P[4] A9
ZDOK0_DP_N[4] A10
ZDOK0_DP_P[5] A11
ZDOK0_DP_N[5] A12
ZDOK0_DP_P[6] A13
ZDOK0_DP_N[6] A14
ZDOK0_DP_P[7] A15
ZDOK0_DP_N[7] A16
ZDOK0_DP_P[8] A17
ZDOK0_DP_N[8] A18
ZDOK0_DP_P[9] A19
ZDOK0_DP_N[9] A20
ZDOK0_DP_P[10] D1
ZDOK0_DP_N[10] D2
ZDOK0_DP_P[11] D3
ZDOK0_DP_N[11] D4
ZDOK0_DP_P[12] D5
ZDOK0_DP_N[12] D6
ZDOK0_DP_P[13] D7
ZDOK0_DP_N[13] D8
ZDOK0_DP_P[14] D9
ZDOK0_DP_N[14] D10
ZDOK0_DP_P[15] D11
ZDOK0_DP_N[15] D12
ZDOK0_DP_P[16] D13
ZDOK0_DP_N[16] D14
ZDOK0_DP_P[17] D15
ZDOK0_DP_N[17] D16
ZDOK0_DP_P[18] D17
ZDOK0_DP_N[18] D18
ZDOK0_DP_P[19] D19
ZDOK0_DP_N[19] D20
6367550-5
ZDOK40
C1 ZDOK0_DP_P[20]
C2 ZDOK0_DP_N[20]
C3 ZDOK0_DP_P[21]
C4 ZDOK0_DP_N[21]
C5 ZDOK0_DP_P[22]
C6 ZDOK0_DP_N[22]
C7 ZDOK0_DP_P[23]
C8 ZDOK0_DP_N[23]
C9 ZDOK0_DP_P[24]
C10 ZDOK0_DP_N[24]
C11 ZDOK0_DP_P[25]
C12 ZDOK0_DP_N[25]
C13 ZDOK0_DP_P[26]
C14 ZDOK0_DP_N[26]
C15 ZDOK0_DP_P[27]
C16 ZDOK0_DP_N[27]
C17 ZDOK0_DP_P[28]
C18 ZDOK0_DP_N[28]
C19 ZDOK0_CLK0_P 5-7B
C20 ZDOK0_CLK0_N 5-7B
F1 ZDOK0_DP_P[29]
F2 ZDOK0_DP_N[29]
F3 ZDOK0_DP_P[30]
F4 ZDOK0_DP_N[30]
F5 ZDOK0_DP_P[31]
F6 ZDOK0_DP_N[31]
F7 ZDOK0_DP_P[32]
F8 ZDOK0_DP_N[32]
F9 ZDOK0_DP_P[33]
F10 ZDOK0_DP_N[33]
F11 ZDOK0_DP_P[34]
F12 ZDOK0_DP_N[34]
F13 ZDOK0_DP_P[35]
F14 ZDOK0_DP_N[35]
F15 ZDOK0_DP_P[36]
F16 ZDOK0_DP_N[36]
F17 ZDOK0_DP_P[37]
F18 ZDOK0_DP_N[37]
F19 ZDOK0_CLK1_P 5-7B
F20 ZDOK0_CLK1_N 5-7B
ROACH/iBOB2
COLLABORATORS:
CASPER GROUP, UC BERKELEY
NRAO, SOCORRO
meerKAT, CAPE TOWN
http://casper.berkeley.edu/
10-17-2007_15:51
PATH PATH
ROACH_ADC_0
DOC NO NRF-ADM-XXX-SD-0001
REVISION A
DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW
DRAWN: F KAPP
APPR:
CHECKED: E BAUERMEISTER
SHEET 5 OF 25

ROACH/iBOB2

COLLABORATORS:

CASPER GROUP, UC BERKELEY
NRAO, SOCORRO
meerKAT, CAPE TOWN

http://casper.berkeley.edu/

10-17-2007_15:51

PATH PATH

ROACH_ADC_1

DOC NO: NRF-ADM-XXX-SD-0001

REVISION: A

DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW

DRAWN: F KAPP

APPR:

CHECKED: E BAUERMEISTER

SHEET 6 OF 25



ROACH/iBOB2	**ROACH_V5_CLK**
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET 7 OF 25
10-17-2007_15:51 PATH PATH	

MGT_AVCC
MGT_AVCCPLL
MGT_AVTT
FB1 220@100M
FB3 220@100M
FB4 220@100M
C94 220NF 6.3V
C93 220NF 6.3V
C92 220NF 6.3V
GND
PLACEMENT: CLOSEST TO FPGA PIN
MGTAVCC_112 R3 MGTAVCC_112
R4 MGTAVCC_112_1
MGTAVCCPLL_112 T3 MGTAVCCPLL_112
MGTAVTTRX_112 N3 MGTAVTTRX_112
MGT_112_REF_CLK_P P4 MGT_112_REF_CLK_P
MGT_112_REF_CLK_N P3 MGT_112_REF_CLK_N
MGTRX0_112_P N1 MGTRX0_112_P
MGTRX0_112_N P1 MGTRX0_112_N
MGTRX1_112_P T1 MGTRX1_112_P
MGTRX1_112_N R1 MGTRX1_112_N
U15
MGTRREF V4 MGTRREF
MGT_VTRXC V5 MGTAVTTRXC
R56 49.9R
MGTAVTTTX_112 M3 MGTAVTTTX_112
MGTAVTTTX_112_1 U3
FB25 220@100M
FB5 220@100M
C125 220NF 6.3V
C95 220NF 6.3V
PLACEMENT: CLOSEST TO FPGA PIN
MGTTX0_112_P M2 MGTTX0_112_P
MGTTX0_112_N N2 MGTTX0_112_N
MGTTX1_112_P U2 MGTTX1_112_P
MGTTX1_112_N T2 MGTTX1_112_N
2V5
FB26 220@100M
C137 220NF 6.3V
R84 10K
JP6
X1
CCLD-023-25-156.250 156.25MHZ
C104 10NF 25V
C105 10NF 25V
C106 10NF 25V
C107 10NF 25V
C109 10NF 25V
C108 10NF 25V
MGT_REFCLK_Q1_P
MGT_REFCLK_Q1_N
P3
SIG_GND1 G1 SIG_GND2 G2 SIG_GND3 G3 SIG_GND4 G4 SIG_GND5 G5 SIG_GND6 G6 SIG_GND7 G7 SIG_GND8 G8 SIG_GND9 G9 SIG_GND10 G19
S1 DL0P S2 DL0N S3 DL1P S4 DL1N S5 DL2P S6 DL2N S7 DL3P S8 DL3N
S16 SL0P S15 SL0N S14 SL1P S13 SL1N S12 SL2P S11 SL2N S10 SL3P S9 SL3N
FCN-268F036-G/3DB
ODIS0
FAULT0
G4 AND G8 CONNECTED IN 2X2 MODULE
JP4
R50 10K
C130 10NF
3V3
R79 150R
D2
OPTICAL MODULE FAULT - RED LED
C131 10NF
R97 5K1
RS7 3K9
RS9 6K8
RS8 3K9
U21 MAX9032AKA
U20 MAX9032AKA
C127 10NF
C133 10NF
U22 AND2 SN74AHC1G08DCKR
MGT_AVCC
MGT_AVCCPLL
MGT_AVTT
FB11 220@100M
FB9 220@100M
FB10 220@100M
C102 220NF 6.3V
C101 220NF 6.3V
C100 220NF 6.3V
PLACEMENT: CLOSEST TO FPGA PIN
MGTAVCC_114 AA3 MGTAVCC_114
AA4 MGTAVCC_114_1
MGTAVCCPLL_114 AB3 MGTAVCCPLL_114
MGTAVTTRX_114 W3 MGTAVTTRX_114
MGT_114_REF_CLK_P NC Y4 MGT_114_REF_CLK_P
MGT_114_REF_CLK_N NC Y3 MGT_114_REF_CLK_N
MGTRX0_114_P W1 MGTRX0_114_P
MGTRX0_114_N Y1 MGTRX0_114_N
MGTRX1_114_P AB1 MGTRX1_114_P
MGTRX1_114_N AA1 MGTRX1_114_N
U15
C140 10NF 25V
C141 10NF 25V
C142 10NF 25V
C143 10NF 25V
MGTRREF FOR ENTIRE DEVICE
SWAP MGTRREF CONNECTION TO
CLOSEST MGTVTTTX PIN DURING PLACEMENT
MGTAVTTTX_114 AC3 MGTAVTTTX_114
MGTAVTTTX_114_1 V3
FB8 220@100M
C99 220NF 6.3V
PLACEMENT: CLOSEST TO FPGA PIN
MGTTX0_114_P V2 MGTTX0_114_P
MGTTX0_114_N W2 MGTTX0_114_N
MGTTX1_114_P AC2 MGTTX1_114_P
MGTTX1_114_N AB2 MGTTX1_114_N
U18 TPS2031D
R99 10K
C129 10NF
C128 100NF
C138 4.7UF 16V
C90 22UF
MGT_AVCC
MGT_AVCCPLL
MGT_AVTT
FB17 220@100M
FB15 220@100M
FB16 220@100M
C119 220NF 6.3V
C118 220NF 6.3V
C115 220NF 6.3V
PLACEMENT: CLOSEST TO FPGA PIN
MGTAVCC_116 J3 MGTAVCC_116
J4 MGTAVCC_116_1
MGTAVCCPLL_116 K3 MGTAVCCPLL_116
MGTAVTTRX_116 G3 MGTAVTTRX_116
MGT_116_REF_CLK_P NC H4 MGT_116_REF_CLK_P
MGT_116_REF_CLK_N NC H3 MGT_116_REF_CLK_N
MGTRX0_116_P G1 MGTRX0_116_P
MGTRX0_116_N H1 MGTRX0_116_N
MGTRX1_116_P K1 MGTRX1_116_P
MGTRX1_116_N J1 MGTRX1_116_N
U15
C110 10NF 25V
C111 10NF 25V
C112 10NF 25V
C113 10NF 25V
MGTAVTTTX_116_1 L3
MGTAVTTTX_116 F3 MGTAVTTTX_116
FB14 220@100M
C116 220NF 6.3V
PLACEMENT: CLOSEST TO FPGA PIN
MGTTX0_116_P F2 MGTTX0_116_P
MGTTX0_116_N G2 MGTTX0_116_N
MGTTX1_116_P L2 MGTTX1_116_P
MGTTX1_116_N K2 MGTTX1_116_N
P3
S19 DL0P S20 DL0N S21 DL1P S22 DL1N S23 DL2P S24 DL2N S25 DL3P S26 DL3N
S34 SL0P S33 SL0N S32 SL1P S31 SL1N S30 SL2P S29 SL2N S28 SL3P S27 SL3N
SIG_GND1 G10 SIG_GND2 G11 SIG_GND3 G12 SIG_GND4 G13 SIG_GND5 G14 SIG_GND6 G15 SIG_GND7 G16 SIG_GND8 G17 SIG_GND9 G18 SIG_GND10 G19
FCN-268F036-G/3DB
ODIS1
FAULT1
G4 AND G8 CONNECTED IN 2X2 MODULE
JP5
R51 10K
C134 10NF
3V3
R98 5K1
R93 3K9
R94 6K8
R95 3K9
C132 10NF
C133 10NF
U23 AND2 SN74AHC1G08DCKR
U19 TPS2031D
R100 10K
C135 10NF
C136 100NF
C139 4.7UF 16V
C91 22UF
MGT_AVCC
MGT_AVCCPLL
MGT_AVTT
FB22 220@100M
FB24 220@100M
FB23 220@100M
C123 220NF 6.3V
C114 220NF 6.3V
C125 220NF 6.3V
PLACEMENT: CLOSEST TO FPGA PIN
MGTAVCC_118 AG3 MGTAVCC_118
AG4 MGTAVCC_118_1
MGTAVCCPLL_118 AH3 MGTAVCCPLL_118
MGTAVTTRX_118 AE3 MGTAVTTRX_118
MGT_118_REF_CLK_P NC AF4 MGT_118_REF_CLK_P
MGT_118_REF_CLK_N NC AF3 MGT_118_REF_CLK_N
MGTRX0_118_P AE1 MGTRX0_118_P
MGTRX0_118_N AF1 MGTRX0_118_N
MGTRX1_118_P AH1 MGTRX1_118_P
MGTRX1_118_N AG1 MGTRX1_118_N
U15
C144 10NF 25V
C145 10NF 25V
C146 10NF 25V
C147 10NF 25V
MGTAVTTTX_118_1 AJ3
MGTAVTTTX_118 AD3 MGTAVTTTX_118
FB19 220@100M
C121 220NF 6.3V
PLACEMENT: CLOSEST TO FPGA PIN
MGTTX0_118_P AD2 MGTTX0_118_P
MGTTX0_118_N AE2 MGTTX0_118_N
MGTTX1_118_P AJ2 MGTTX1_118_P
MGTTX1_118_N AH2 MGTTX1_118_N
R52 150R
D3
OPTICAL MODULE FAULT - RED LED
C126 10NF
C127 10NF
C135 10NF
C136 100NF
C139 4.7UF 16V
C91 22UF
U21 MAX9032AKA
U20 MAX9032AKA
U22 AND2 SN74AHC1G08DCKR
U23 AND2 SN74AHC1G08DCKR

ROACH/iBOB2	**ROACH_TRANSCEIVERS0_1**
COLLABORATORS: CASPER GROUP, UC BERKELEY; NRAO, SOCORRO; meerKAT, CAPE TOWN; http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A
	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
10-17-2007_15:51	DRAWN: F KAPP APPR:
PATH PATH	CHECKED: E BAUERMEISTER SHEET 8 OF 25





ROACH/iBOB2	**ROACH_TRANSCEIVERS_PSU**
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
10-17-2007_15:51 PATH PATH	DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET 10 OF 25









ROACH/iBOB2	**ROACH_DDR2_DIMM**
COLLABORATORS: CASPER GROUP, UC BERKELEY; NRAO, SOCORRO; meerKAT, CAPE TOWN; http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001; REVISION: A; DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE MW
10-17-2007_15:51; PATH PATH	DRAWN: F KAPP; APPR: ; CHECKED: E BAUERMEISTER; SHEET 11 OF 25





ROACH/iBOB2

COLLABORATORS:

CASPER GROUP, UC BERKELEY
NRAO, SOCORRO
meerKAT, CAPE TOWN

http://casper.berkeley.edu/

10-17-2007_15:51

PATH PATH

ROACH_DIFF_GPIO

DOC NO: NRF-ADM-XXX-SD-0001
REVISION: A

DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW

DRAWN: F KAPP
APPR:
CHECKED: E BAUERMEISTER
SHEET 12 OF 25

GPIOLVC18[4] SELECTS DIRECTION
ON U13 AND U14:
LOW - OUTPUT FROM ROACH
HIGH - INPUT TO ROACH

GPIOLVC18[20] SELECTS DIRECTION
ON U10 AND U11:
LOW - OUTPUT FROM ROACH
HIGH - INPUT TO ROACH

IO VOLTAGE LEVEL SELECT

1-2: 3.3V
2-3: 2.5V

GPIOLVC18[4] IS DUAL FUNCTION:
1. DRIVES LED
2. CONTROLS DIRECTION ON GPIOLVC33[1-4]

IF CR10 IS ON, CLOCK CAPABLE GPIO'S ARE OUTPUTS

ROACH/iBOB2	ROACH_GPIO_MISC	
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001	REVISION: A
	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE MW	
10-17-2007_15:51 PATH PATH	DRAWN: F KAPP	APPR:
	CHECKED: E BAUERMEISTER	SHEET 13 OF 25



ROACH/iBOB2	**ROACH_QDR2P_BY0_1**
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 · REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
10-17-2007_16:07	DRAWN: F KAPP · APPR:
PATH PATH	CHECKED: E BAUERMEISTER · SHEET 14 OF 25



ROACH/iBOB2	ROACH_QDR2P_BY2_3
COLLABORATORS: CASPER GROUP, UC BERKELEY; NRAO, SOCORRO; meerKAT, CAPE TOWN; http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001
	REVISION: A
	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
10-17-2007_16:07	DRAWN: F KAPP
PATH PATH	CHECKED: E BAUERMEISTER
	APPR:
	SHEET 15 OF 25

TBD

VALID CONFIGURATION MODES			
Configuration Mode	M[2:0]	Bus Width	CCLK Direction
Master Serial	000	1	Output
Master SPI	001	1	Output
Master BPI-Up	010	8, 16	Output
Master BPI-Down	011	8, 16	Output
Master SelectMAP	100	8, 16	Output
JTAG	101	1	Input (TCK)
Slave SelectMAP	110	8, 16, 32	Input
Slave Serial	111	1	Input



ROACH/iBOB2	**ROACH_CONFIG**
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET 16 OF 25
10-17-2007_15:51 PATH PATH	

Place Ferrite beads and jumper as close to CPU as possible

Place silk screen near J3: "1V5"

Place Ferrite beads and jumper as close to CPU as possible

Place silk screen near J4: "1V8"

Place Ferrite beads and jumper as close to CPU as possible

Place silk screen near J5: "2V5"

Place Ferrite beads and jumper as close to CPU as possible

Place silk screen near J6: "3V3"

Place components close to CPU

Place components close to CPU

Place components close to CPU

POWER

+5.0 V

Bulk Decoupling

CPU Core by-pass caps place as close to CPU Vdd pins as possible

Bulk Decoupling

CPU Core by-pass caps place as close to CPU SOVdd pins as possible

Bulk Decoupling

CPU Core by-pass caps place as close to CPU SOVdd pins as possible

Bulk Decoupling

CPU Core by-pass caps place as close to CPU OVdd pins as possible

Each Analog GND tied to Digital GND at a single point.

REMOVED 1.8V AND 1.5V REGULATORS, CONNECTED TO V5 RAILS

Place all components within this block close together

+0.9 V

Use 25mil trace

VTT Island by-pass caps place evenly across VTT island
(1 cap for every 2 signals terminated)
(1 Tantalum Cap on each end of island)
VTT regulator placed at center of VTT island

ROACH/iBOB2	**ROACH_PPC_POWER_1**
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE MW
10-17-2007_15:51 PATH PATH	DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET 17 OF 25

REMOVED 3V3 GENERATION



REMOVED +12V GENERATION

REMOVED -12V GENERATION

REMOVED +1V GENERATION

REMOVED +2V5 GENERATION

ROACH/iBOB2	ROACH_PPC_POWER_2
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 · REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW DRAWN: F KAPP · APPR: CHECKED: E BAUERMEISTER · SHEET: 18 OF 25
10-17-2007_15:51 PATH PATH	



PCI BUS NOT IMPLEMENTED

ROACH/iBOB2	**ROACH_PPC_PCI**
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
10-17-2007_15:51 PATH PATH	DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET 19 OF 25

Place nearest PHY pin 96

Place nearest PHY pin 101

Place nearest PHY pin 98

Place nearest PHY pin 100

Place as close to PHY CORE VDD power pins as possible

Place as close to PHY IO VDD power pins as possible

UNUSED SECOND ETHERNET MAC

The RGMII signaling is 125 MHz using both rising and falling edges of the clock.

The Tx and the RX side trace length should be matched within the signal group to minimize timing skew.
It is advised to match the trace length within 0.1 inch within the Tx and Rx signal groups.
Minimize the number of via on the RGMII lines to minimize timing skew.
Since the signal rise and fall time are sub-nano second, transmission line design guidelines should be followed.

Place resistors as close to CPU as possible and keep all traces lengths equal

Place resistors close to PHY all trace lengths equal

Place jumers in line with signals

Place decoupling C close to termination R
All traces 50Ohm WRT GND or 2V5

Ethernet LEDs

Top LED = SPEED/LINK
Green = 1000
Off = 10/100

Bottom LED
Green/Toggle = ACTIVITY

ETHERNET Mgt.

CONFIRMED NC'S ON PINS WITH AMCC TECH SUPPORT IN EMAIL DATED 2007/08/30

NOSTUFF

STRAPPING OPTIONS FOR PHY - SEE DATA SHEET FOR DETAIL

ROACH/iBOB2	**ROACH_PPC_ETH1**
COLLABORATORS: CASPER GROUP, UC BERKELEY; NRAO, SOCORRO; meerKAT, CAPE TOWN	DOC NO: NRF-ADM-XXX-SD-0001
http://casper.berkeley.edu/	REVISION: A
10-17-2007_15:51	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
PATH PATH	DRAWN: F KAPP; APPR:
	CHECKED: E BAUERMEISTER; SHEET 20 OF 25



ROACH/iBOB2	**ROACH_PPC_USB**
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET 21 OF 25
10-17-2007_15:51 PATH PATH	

DDR_PA[15:0]

DDR_PD0[63:0]

V5

DDR SDRAM

64DEPX

DDR_PD0	AB2	MEMDATA00	MEMADDR00
DDR_PD1	AP22	MEMDATA01	MEMADDR01
DDR_PD2	AM26	MEMDATA02	MEMADDR02
DDR_PD3	AL28	MEMDATA03	MEMADDR03
DDR_PD4	AL22	MEMDATA04	MEMADDR04
DDR_PD5	AM22	MEMDATA05	MEMADDR05
DDR_PD6	AM31	MEMDATA06	MEMADDR06
DDR_PD7	AP31	MEMDATA07	MEMADDR07
DDR_PD8	AP39	MEMDATA08	MEMADDR08
DDR_PD9	AL38	MEMDATA09	MEMADDR09
DDR_PD10	AK17	MEMDATA10	MEMADDR10
DDR_PD11	AP17	MEMDATA11	MEMADDR11
DDR_PD12	AN20	MEMDATA12	MEMADDR12
DDR_PD13	AP18	MEMDATA13	MEMADDR13
DDR_PD14	AK18	MEMDATA14	
DDR_PD15	AP16	MEMDATA15	
DDR_PD16	AM16	MEMDATA16	
DDR_PD17	AP15	MEMDATA17	
DDR_PD18	AL15	MEMDATA18	
DDR_PD19	AP14	MEMDATA19	
DDR_PD20	AL17	MEMDATA20	
DDR_PD21	AM17	MEMDATA21	
DDR_PD22	AK15	MEMDATA22	
DDR_PD23	AM15	MEMDATA23	
DDR_PD24	AP13	MEMDATA24	
DDR_PD25	AK13	MEMDATA25	
DDR_PD26	AP12	MEMDATA26	
DDR_PD27	AL12	MEMDATA27	
DDR_PD28	AK14	MEMDATA28	
DDR_PD29	AK16	MEMDATA29	
DDR_PD30	AL13	MEMDATA30	
DDR_PD31	AM12	MEMDATA31	
DDR_PD32	AF3	MEMDATA32	
DDR_PD33	AF1	MEMDATA33	
DDR_PD34	AD4	MEMDATA34	
DDR_PD35	AD3	MEMDATA35	
DDR_PD36	AB3	MEMDATA36	
DDR_PD37	AF2	MEMDATA37	
DDR_PD38	AE2	MEMDATA38	
DDR_PD39	AE1	MEMDATA39	
DDR_PD40	AC3	MEMDATA40	
DDR_PD41	AC1	MEMDATA41	
DDR_PD42	AA4	MEMDATA42	
DDR_PD43	AA3	MEMDATA43	
DDR_PD44	AD2	MEMDATA44	
DDR_PD45	AC4	MEMDATA45	
DDR_PD46	AB1	MEMDATA46	
DDR_PD47	AB2	MEMDATA47	
DDR_PD48	Y3	MEMDATA48	
DDR_PD49	Y2	MEMDATA49	
DDR_PD50	Y4	MEMDATA50	
DDR_PD51	V3	MEMDATA51	
DDR_PD52	AA2	MEMDATA52	
DDR_PD53	AA1	MEMDATA53	
DDR_PD54	W3	MEMDATA54	
DDR_PD55	W1	MEMDATA55	
DDR_PD56	V1	MEMDATA56	
DDR_PD57	U2	MEMDATA57	
DDR_PD58	T4	MEMDATA58	
DDR_PD59	R1	MEMDATA59	
DDR_PD60	V5	MEMDATA60	
DDR_PD61	V4	MEMDATA61	
DDR_PD62	T3	MEMDATA62	
DDR_PD63	T1	MEMDATA63	

DDR_PA0	AM5	MEMADDR00	
DDR_PA1	AP4	MEMADDR01	
DDR_PA2	AM3	MEMADDR02	
DDR_PA3	AM6	MEMADDR03	
DDR_PA4	AP6	MEMADDR04	
DDR_PA5	AM2	MEMADDR05	
DDR_PA6	AL7	MEMADDR06	
DDR_PA7	AN7	MEMADDR07	
DDR_PA8	AM7	MEMADDR08	
DDR_PA9	AP7	MEMADDR09	
DDR_PA10	AL2	MEMADDR10	
DDR_PA11	AL8	MEMADDR11	
DDR_PA12	AN2	MEMADDR12	
DDR_PA13	AN4	MEMADDR13	
DDR_PBA0	AJ3	BA0	
DDR_PBA1	AN3	BA1	
DDR_PBA2	AP8	BA2	
DDR_PRAS#	AJ4	RAS#	
DDR_PCAS#	AN4	CAS#	
DDR_PWE#	AJ2	WE#	
DDR_PDM0	AL21	DM0	
DDR_PDM1	AP18	DM1	
DDR_PDM2	AP15	DM2	
DDR_PDM3	AL14	DM3	
DDR_PDM4	AD4	DM4	
DDR_PDM5	AB3	DM5	
DDR_PDM6	Y3	DM6	
DDR_PDM7	Y2	DM7	
DDR_PDM8	AN18	DM8	
DDR_PDQS0	AM21	DQS0	
DDR_PDQS1	AM19	DQS1	
DDR_PDQS2	AL16	DQS2	
DDR_PDQS3	AM13	DQS3	
DDR_PDQS4	AB3	DQS4	
DDR_PDQS5	AB4	DQS5	
DDR_PDQS6	W3	DQS6	
DDR_PDQS7	Y4	DQS7	
DDR_PDQS8	AP10	DQS8	
DDR_PODT0	AN3	MEMODT0	
DDR_PODT1	AG1	MEMODT1	
DDR_PCS0#	AN2	BANKSELA0	
DDR_PCS1#	AM1	BANKSELA1	
DDR_PCKE	AN9	MEMCKE0	
DDR_CLKOUT	AL1	MEMCLKOUT	
DDR_CLKOUT#	AM1	MEMCLKOUT#	

PPC_ECC9	AM11	ECC8	22-9F
PPC_ECC1	AL11	ECC1	22-9F
PPC_ECC2	AN9	ECC2	22-9F
PPC_ECC3	AL9	ECC3	22-10F
PPC_ECC4	AM11	ECC4	22-10F
PPC_ECC5	AN11	ECC5	22-10F
PPC_ECC6	AM10	ECC6	22-10F
PPC_ECC7	AP9	ECC7	22-10F

	AF4	SVREF1A	
	AL10	SVREF1B	
	AF5	SVREF2A	
	AL19	SVREF2B	

R012 33

R013 33

500ps Loop

DDR_CLKOUT

DDR_CLKOUT#

DDR_VREF_0V9

1V8

C158 0.10F

C148 0.10F

C151 0.10F 0402

C152 0.10F 0402

C148 0.01UF

Place parts as close to CPU as possible

5V

1V8

U32

VIN	10	5V
VLDOIN	2	1V8
VDDQSNS	1	DDR_VTT
S3	7	
S5	9	
VTT	3	DDR_VTT
VTTSNS	5	DDR_VREF_0V9
VTTREF	6	
GND	8	GND
PGND	4	GND

R230 10K

R229 10K

C459 4U7F 10V

C456 10UF 16V

C453 100NF 10V

C457 10UF 16V

C458 10UF 16V

GND

J8

PPC_ECC7	22-6D	168	DDR2_DIMM_CB7
PPC_ECC6	22-6D	167	DDR2_DIMM_CB6
PPC_ECC5	22-7D	162	DDR2_DIMM_CB5
PPC_ECC4	22-7D	161	DDR2_DIMM_CB4
PPC_ECC3	22-7D	49	DDR2_DIMM_CB3
PPC_ECC2	22-7D	48	DDR2_DIMM_CB2
PPC_ECC1	22-7D	43	DDR2_DIMM_CB1
PPC_ECC0	22-7D	42	DDR2_DIMM_CB0
DDR_PDQ63		236	DDR2_DIMM_DQ[63]
DDR_PDQ62		235	DDR2_DIMM_DQ[62]
DDR_PDQ61		230	DDR2_DIMM_DQ[61]
DDR_PDQ60		229	DDR2_DIMM_DQ[60]
DDR_PDQ59		117	DDR2_DIMM_DQ[59]
DDR_PDQ58		116	DDR2_DIMM_DQ[58]
DDR_PDQ57		111	DDR2_DIMM_DQ[57]
DDR_PDQ56		110	DDR2_DIMM_DQ[56]
DDR_PDQ55		227	DDR2_DIMM_DQ[55]
DDR_PDQ54		226	DDR2_DIMM_DQ[54]
DDR_PDQ53		218	DDR2_DIMM_DQ[53]
DDR_PDQ52		217	DDR2_DIMM_DQ[52]
DDR_PDQ51		108	DDR2_DIMM_DQ[51]
DDR_PDQ50		107	DDR2_DIMM_DQ[50]
DDR_PDQ49		99	DDR2_DIMM_DQ[49]
DDR_PDQ48		98	DDR2_DIMM_DQ[48]
DDR_PDQ47		215	DDR2_DIMM_DQ[47]
DDR_PDQ46		214	DDR2_DIMM_DQ[46]
DDR_PDQ45		209	DDR2_DIMM_DQ[45]
DDR_PDQ44		208	DDR2_DIMM_DQ[44]
DDR_PDQ43		96	DDR2_DIMM_DQ[43]
DDR_PDQ42		95	DDR2_DIMM_DQ[42]
DDR_PDQ41		90	DDR2_DIMM_DQ[41]
DDR_PDQ40		89	DDR2_DIMM_DQ[40]
DDR_PDQ39		206	DDR2_DIMM_DQ[39]
DDR_PDQ38		205	DDR2_DIMM_DQ[38]
DDR_PDQ37		200	DDR2_DIMM_DQ[37]
DDR_PDQ36		199	DDR2_DIMM_DQ[36]
DDR_PDQ35		87	DDR2_DIMM_DQ[35]
DDR_PDQ34		86	DDR2_DIMM_DQ[34]
DDR_PDQ33		81	DDR2_DIMM_DQ[33]
DDR_PDQ32		80	DDR2_DIMM_DQ[32]
DDR_PDQ31		159	DDR2_DIMM_DQ[31]
DDR_PDQ30		158	DDR2_DIMM_DQ[30]
DDR_PDQ29		153	DDR2_DIMM_DQ[29]
DDR_PDQ28		152	DDR2_DIMM_DQ[28]
DDR_PDQ27		40	DDR2_DIMM_DQ[27]
DDR_PDQ26		39	DDR2_DIMM_DQ[26]
DDR_PDQ25		34	DDR2_DIMM_DQ[25]
DDR_PDQ24		33	DDR2_DIMM_DQ[24]
DDR_PDQ23		150	DDR2_DIMM_DQ[23]
DDR_PDQ22		149	DDR2_DIMM_DQ[22]
DDR_PDQ21		144	DDR2_DIMM_DQ[21]
DDR_PDQ20		143	DDR2_DIMM_DQ[20]
DDR_PDQ19		31	DDR2_DIMM_DQ[19]
DDR_PDQ18		30	DDR2_DIMM_DQ[18]
DDR_PDQ17		25	DDR2_DIMM_DQ[17]
DDR_PDQ16		24	DDR2_DIMM_DQ[16]
DDR_PDQ15		141	DDR2_DIMM_DQ[15]
DDR_PDQ14		140	DDR2_DIMM_DQ[14]
DDR_PDQ13		132	DDR2_DIMM_DQ[13]
DDR_PDQ12		131	DDR2_DIMM_DQ[12]
DDR_PDQ11		22	DDR2_DIMM_DQ[11]
DDR_PDQ10		21	DDR2_DIMM_DQ[10]
DDR_PDQ9		13	DDR2_DIMM_DQ[9]
DDR_PDQ8		12	DDR2_DIMM_DQ[8]
DDR_PDQ7		129	DDR2_DIMM_DQ[7]
DDR_PDQ6		128	DDR2_DIMM_DQ[6]
DDR_PDQ5		123	DDR2_DIMM_DQ[5]
DDR_PDQ4		122	DDR2_DIMM_DQ[4]
DDR_PDQ3		10	DDR2_DIMM_DQ[3]
DDR_PDQ2		9	DDR2_DIMM_DQ[2]
DDR_PDQ1		4	DDR2_DIMM_DQ[1]
DDR_PDQ0		3	DDR2_DIMM_DQ[0]
		101	DDR2_DIMM_SA2
		240	DDR2_DIMM_SA1
		239	DDR2_DIMM_SA0
		120	DDR2_DIMM_SCL
		119	DDR2_DIMM_SDA

879160001

1V8

R228 4K7

R227 4K7

PPC_DDR2_DIMM_SCL

PPC_DDR2_DIMM_SDA

GND

DDR2_DIMM_A[15]	173	DDR_PA15	
DDR2_DIMM_A[14]	174	DDR_PA14	
DDR2_DIMM_A[13]	196	DDR_PA13	
DDR2_DIMM_A[12]	176	DDR_PA12	
DDR2_DIMM_A[11]	57	DDR_PA11	
DDR2_DIMM_A[10]	70	DDR_PA10	
DDR2_DIMM_A[9]	177	DDR_PA9	
DDR2_DIMM_A[8]	179	DDR_PA8	
DDR2_DIMM_A[7]	58	DDR_PA7	
DDR2_DIMM_A[6]	180	DDR_PA6	
DDR2_DIMM_A[5]	60	DDR_PA5	
DDR2_DIMM_A[4]	61	DDR_PA4	
DDR2_DIMM_A[3]	182	DDR_PA3	
DDR2_DIMM_A[2]	63	DDR_PA2	
DDR2_DIMM_A[1]	183	DDR_PA1	
DDR2_DIMM_A[0]	188	DDR_PA0	
DDR2_DIMM_BA[2]	54	DDR_PBA1	22-8L,22-9D
DDR2_DIMM_BA[1]	190	DDR_PBA2	22-8L,22-9D
DDR2_DIMM_BA[0]	71	DDR_PBA0	22-8L,22-9D
DDR2_DIMM_CAS#	74	DDR_PCAS#	22-7L,22-9D
DDR2_DIMM_RAS#	192	DDR_PRAS#	22-7L,22-9D
DDR2_DIMM_CK_P[2]	220	NC	
DDR2_DIMM_CK_N[2]	221	NC	
DDR2_DIMM_CK_P[1]	137	NC	
DDR2_DIMM_CK_N[1]	138	NC	
DDR2_DIMM_CK_P[0]	185	DDR_CLKOUT	
DDR2_DIMM_CK_N[0]	186	DDR_CLKOUT#	
DDR2_DIMM_CKE[1]	171	NC	
DDR2_DIMM_CKE[0]	52	DDR_PCKE	22-7L,22-8D
DDR2_DIMM_DM_CB	164	DDR_PDM8	22-8D
DDR2_DIMM_DM[7]	232	DDR_PDM7	22-9D
DDR2_DIMM_DM[6]	223	DDR_PDM6	22-9D
DDR2_DIMM_DM[5]	211	DDR_PDM5	22-9D
DDR2_DIMM_DM[4]	202	DDR_PDM4	22-9D
DDR2_DIMM_DM[3]	155	DDR_PDM3	22-9D
DDR2_DIMM_DM[2]	146	DDR_PDM2	22-9D
DDR2_DIMM_DM[1]	134	DDR_PDM1	22-9D
DDR2_DIMM_DM[0]	125	DDR_PDM0	22-9D
DDR2_DIMM_DQS_CB_P	46	DDR_PDQS8	22-8D
DDR2_DIMM_DQS_CB_N	45	NC	
DDR2_DIMM_DQS_P[7]	114	DDR_PDQS7	22-8D
DDR2_DIMM_DQS_N[7]	113	NC	
DDR2_DIMM_DQS_P[6]	105	DDR_PDQS6	22-8D
DDR2_DIMM_DQS_N[6]	104	NC	
DDR2_DIMM_DQS_P[5]	93	DDR_PDQS5	22-8D
DDR2_DIMM_DQS_N[5]	92	NC	
DDR2_DIMM_DQS_P[4]	84	DDR_PDQS4	22-8D
DDR2_DIMM_DQS_N[4]	83	NC	
DDR2_DIMM_DQS_P[3]	37	DDR_PDQS3	22-8D
DDR2_DIMM_DQS_N[3]	36	NC	
DDR2_DIMM_DQS_P[2]	28	DDR_PDQS2	22-8D
DDR2_DIMM_DQS_N[2]	27	NC	
DDR2_DIMM_DQS_P[1]	16	DDR_PDQS1	22-8D
DDR2_DIMM_DQS_N[1]	15	NC	
DDR2_DIMM_DQS_P[0]	7	DDR_PDQS0	22-8D
DDR2_DIMM_DQS_N[0]	6	NC	
DDR2_DIMM_WE#	73	DDR_PWE#	22-7L,22-9D
DDR2_DIMM_ODT[1]	77	DDR_PODT1	
DDR2_DIMM_ODT[0]	195	DDR_PODT0	
DDR2_DIMM_RESET#	18	PPC_DDR2_RESET_N	
DDR2_DIMM_S#[1]	76	DDR_PCS1#	22-7L,22-8D
DDR2_DIMM_S#[0]	193	DDR_PCS0#	22-7L,22-8D
ERR_OUT	55	PPC_DDR2_ERROR	
PAR_IN	68	PAR_IN	

R226 4K7

PPC_DDR2_RESET_N

1-2B,1-2M,24-5J

C455 5PF 50V

TP4

TP5

879160001

VTT ISLAND WITH DECOUPLING AND TERMINATION IN COMPACT ARRANGEMENT

DDR_VTT

DDR_PA15		RP24	CP26
DDR_PA14			
DDR_PA13			
DDR_PA12			
DDR_PA11		RP23	CP28
DDR_PA10			
DDR_PA9			
DDR_PA8			
DDR_PA7		RP22	CP29
DDR_PA6			
DDR_PA5			
DDR_PA4			
DDR_PA3		RP21	CP30
DDR_PA2			
DDR_PA1			
DDR_PA0			
DDR_PBA1	22-8K,22-9D	RP25	CP32
DDR_PBA2	22-8K,22-9D		
DDR_PBA0	22-8K,22-9D		
DDR_PCAS#	22-8K,22-9D		
DDR_PRAS#	22-7K,22-9D	RP26	CP31
DDR_PCKE	22-6K,22-8D		
DDR_PWE#	22-3K,22-9D		
DDR_PCS0#	22-3K,22-8D		
DDR_PCS1#	22-3K,22-8D	RP19	CP33
DDR_PODT0	22-8D		
DDR_PODT1	22-8D		
NC			

GND

J8

VSS_64	237		
VSS_63	234		
VSS_62	231		
VSS_61	228		
VSS_60	225		
VSS_59	222		
VSS_58	219		
VSS_57	216		
VSS_56	213		
VSS_55	210		
VSS_54	207		
VSS_53	204		
VSS_52	201		
VSS_51	198		
VSS_50	169		
VSS_49	166		
VSS_48	163		
VSS_47	160		
VSS_46	157		
VSS_45	154		
VSS_44	151		
VSS_43	148		
VSS_42	145		
VSS_41	142		
VSS_40	139		
VSS_39	136		
VSS_38	133		
VSS_37	130		
VSS_36	127		
VSS_35	124		
VSS_34	121		
VSS_33	118		
VSS_32	115		
VSS_31	112		
VSS_30	109		
VSS_29	106		
VSS_28	103		
VSS_27	100		
VSS_26	97		
VSS_25	94		
VSS_24	91		
VSS_23	88		
VSS_22	85		
VSS_21	82		
VSS_20	79		
VSS_19	66		
VSS_18	65		
VSS_17	50		
VSS_16	47		
VSS_15	44		
VSS_14	41		
VSS_13	38		
VSS_12	35		
VSS_11	32		
VSS_10	29		
VSS_9	26		
VSS_8	23		
VSS_7	20		
VSS_6	17		
VSS_5	14		
VSS_4	11		
VSS_3	8		
VSS_2	5		
VSS_1	2		

879160001

DDR_VREF_0V9

VREF 1

1V8

VDDSPD 238

1V8

VDD_11	197	
VDD_10	189	
VDD_9	187	
VDD_8	184	
VDD_7	178	
VDD_6	172	
VDD_5	69	
VDD_4	67	
VDD_3	64	
VDD_2	59	
VDD_1	53	

1V8

VDDQ_11	194	
VDDQ_10	191	
VDDQ_9	181	
VDDQ_8	175	
VDDQ_7	170	
VDDQ_6	78	
VDDQ_5	75	
VDDQ_4	72	
VDDQ_3	62	
VDDQ_2	56	
VDDQ_1	51	

DDR_VREF_0V9

1V8

C432 100NF 10V

C433 10NF 25V

C454 100NF 10V

C434 10NF 25V

C430 100NF 10V

C443 10NF 25V

C431 100NF 10V

C444 10NF 25V

C436 100NF 10V

C445 10NF 25V

C435 100NF 10V

C446 10NF 25V

GND

1V8

C438 100NF 10V

C451 10NF 25V

C437 100NF 10V

C452 10NF 25V

C439 100NF 10V

C449 10NF 25V

C440 100NF 10V

C450 10NF 25V

C441 100NF 10V

C448 10NF 25V

C442 100NF 10V

C447 10NF 25V

GND

PLACE NEAREST DDR2 MODULE PINS

ROACH/iBOB2	ROACH_PPC_DDR2
COLLABORATORS: CASPER GROUP, UC BERKELEY; NRAO, SOCORRO; meerKAT, CAPE TOWN; http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001; REVISION: A
	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
10-17-2007_15:51	DRAWN: F KAPP; APPR:
PATH PATH	CHECKED: E BAUERMEISTER; SHEET 22 OF 25

PWR_GOOD
1-2G,1-3H,24-8K

3V3

PWR_GOOD monitors the
+1.0v, 1V5, 1V8,
2V5, and 3V3 supplies

D1 BAV70

R41 10K

R40 100

C47 2.2UF

SPST SW1

U31 MIC2777AM-29

R28 2.2K

R29 3.3K

RESET_PORH 6,11
1-2D,1-3L,1-5G,24-8C,25-5G

GND

C484 0.1UF

RESET_PB_POR#
1-2M,1-3H,24-8C

Critical Placement and Route
Clock Rules:

Clock Rules:
CLK_UART_11.0592mhz = as short as possible
Clk_3V3_33mhz = as short as possible
CLK_CPLD_33mhz = CLK_SYS_33mhz

U9 CY22381FX_8211

C48 18PF

22.1184MHZ Y1

C49 18PF

R30 2.2K

SEL_SYSCLK
1-1M,1-3H,24-7C

CLK_UART_11.0592MHZ
1-3L,1-5G,25-3D

CLK_SYS_33MHZ

CLK_CPLD_33MHZ
1-1G,1-2L,24-7C

C486 0.1UF

U1 440EPX

SYSTEM INTERRUPTS

CLK_TMRCLK
1-1M,1-3H,24-7C

SYSERR
1-1G,1-3L,24-7C

PPC_THERMONA
1-3L,1-9E,2-6L

PPC_THERMONB
1-3L,1-9E,2-4L

R24 1K

TEST POINT TP1

R25 1K

PPC440EPX-NTA533T

IRQ0-9 have programmable polarity per
section 10.5.7 (UIC0_PR) 440ep user
manual

R31 3.3K

R32 2.2K

R33 3.3K

R35 3.3K

MONITOR_INT
1-3H,1-9E,2-1P

VS_INT#
1-3H,1-5L,25-8Q

STTM_ALERT
1-3H,1-5L,25-2B

GPIO44
1-3L

SX95T_TDI
1-3L,1-7C,16-2L

SX95T_TCK
1-3L,1-7C,16-2L

SX95T_TMS
1-3L,1-7C,16-2L

SX95T_TDO
1-3H,1-7G,16-2L

R01 1K

R02 1K

R03 1K

R04 1K

R05 1K

R23 1K

NO POP
RO1 - RO5

GETH0_INT#
1-3H,1-4E,20-4E

Critical Placement and Route
Clock Rules:

Clock Rules:
CLK_PCI3_66/33mhz = as short as possible
CLK_PCI2_66/33mhz = Clk_PCI3_66/33mhz
CLK_PCI1_66/33mhz = Clk_PCI2_66/33mhz + 2.5"
CLK_GETH0_25mhz = as short as possible
CLK_GETH1_25mhz = Clk_GETH0_25mhz
CLK_CPLD_50mhz = as short as possible
CLK_USB2.0_48mhz = as short as possible
CLK_USB2.0_12mhz = as short as possible

C51 18PF

12.00 MHZ Y2

C52 18PF

U24 CY22392FXA_8211

R34 1K

CLK_SEL_M66EN
1-1M,1-3H,24-7C

R57 33

R59 33

R510 33

CLK_GETH0_25MHZ
1-3L,1-4B,20-4E

CLK_USB2.0_48MHZ
1-3B,1-3L,21-3C

CLK_CPLD_50MHZ
1-1G,1-3L,24-7C

C507 0.1UF

C505 0.1UF

TRACE & JTAG CONNECTORS

Critical placement and routing
of the Trace connector and nets.
Up to CPU frequency/4

U1 440EPX

RiscWatch JTAG

CPU_TRST#
1-2M,1-3H,24-7C

DEBUG_TRST#
1-1G,1-3L,24-7C

P1 .12X H SMT

R36 10K

R26 33

C53 0.1UF

R26 is for current
limiting and should
be <100 Ohms.

TRACE PORT

J1 25PA F SMT

R27 3.3K

C54 0.1UF

R10 R11 R13 R16 R17 R18 R19 R20 R21 R22

R37 R38 R39 R40 10K

CPU_TDO CPU_TDI CPU_TCK CPU_TMS CPU_HALT#

DEBUG_TRST#

VCC_JTAG

TMC0CLK

23-2G 23-2E 23-1E

GND

ROACH/iBOB2	ROACH_PPC_TST_CLK_IO
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET: 23 OF 25
10-17-2007_15:51 PATH PATH	

Memory Bus

PAD#[27:31]
1-2G,1-4L,25-10B

PADATA[0:7]
1-2M,1-4L

U54

roach_cpld_XC2C256_7VQ100C_pcb

	PADATA7	4	PAD4
	PADATA6	7	PAD8
	PADATA5	9	PAD10
	PADATA4	10	PAD12
	PADATA3	11	PAD15
	PADATA2	12	PAD16
	PADATA1	13	PAD17
	PADATA0	14	PAD18
	PAD031	15	PAD19
	PAD030	16	PAD20
	PAD029	17	PAD21
	PAD028	18	PAD23
	PAD027	19	PAD28
	NC	20	PAD29
	NC	21	PAD30
	NC	22	PAD31
	NC	23	PAD32
	NC	24	PAD33
	NC	25	PAD34
	NC	26	PAD35
		28	PAD44
SELECTMAP_CS	1-2G,1-5L,25-7B	30	PAD48
PCS_2	1-1G,1-4L,25-7B	31	PAD49
PERR	1-1G,1-5L,25-5G,25-7B,25-7M,25-10B	32	PAD50
PR_WR	1-1G,1-4L,25-5G,26-6M,d5-7B,25-9B	33	PAD52
PWRE_B#	1-2G,1-4L,25-6M,25-7B,25-9B	34	PAD54
RESET_PSMC	1-2G,1-3L,1-5G,23-9J,25-5G	35	PAD55
RESET_PB_PSMC	1-2M,1-3N,23-8E	38	PAD59
PPC_RESET	1-2G,1-9E,2-1B	40	PAD64
DEBUG_TRST#	1-1G,1-3L,23-1F	41	PAD65
CPU_TRST#_C	1-2M,1-3N,23-2F	42	PAD66
CLK_CPLD_33MHZ	1-1G,1-2L,23-6G	43	PAD67
CLK_CPLD_33MHZ	1-1G,1-3L,23-4G	44	PAD68
CLK_PSMCLK	1-1G,1-4L,25-6F	45	PAD69
CLK_TMSCLK_C	1-1M,1-3N,23-E6	46	PAD70
CLK_SEL_PSMCK	1-1M,1-3N,23-5D	48	PAD73
SEL_SYSCLK_C	1-1M,1-3N,23-7G	49	PAD74
SYSERR	1-1G,1-3L,23-8H	50	PAD75
FRY_BSY	1-1G,1-4L,25-7J	51	PAD76
PAPPC	1-1M,1-4G,25-BJ	52	PAD77
EE1_WP_C	1-2M,1-5L,25-1A	53	PAD81
EE2_BOOT_WP_C	1-2M,1-4G,25-5A	54	PAD82
ETTM_ASC	1-2M,1-5G,25-1B	56	PAD86
		57	PAD87
		58	PAD88
		59	PAD89
		60	PAD90
		61	PAD95
		64	PAD100
GETH0_RST#_C	1-2M,1-4B,26-4E	66	PAD102
		68	PAD105
		69	PAD107
		70	PAD108
		71	PAD109
RESET_CPLD#_C	1-1M,1-4G,25-3J	74	PAD112
		75	PAD113
		76	PAD114
		77	PAD115
		78	PAD117
		80	PAD119
		79	PAD118
		82	PAD121
		81	PAD120
		83	PAD125
		85	PAD131
		86	PAD132
		87	PAD133
		88	PAD134
		91	PAD137
		92	PAD138
		94	PAD142
		95	PAD143
		96	PAD144
		97	PAD145
		98	PAD146
		100	PAD152
		101	PAD154
		102	PAD156
		103	PAD158
		104	PAD160
		105	PAD161
		106	PAD162
		107	PAD163
		110	PAD166
		111	PAD167
		112	PAD168
		113	PAD169
		114	CLK/SCLK
		115	CMD/DI
		116	PAD175
		117	PAD176
		118	PAD177
		119	PAD178
		120	PAD186
		121	PAD187
		122	PAD190
		123	PAD192
		124	PAD194
		125	PAD195
		126	PAD196
		127	PAD197
		129	PAD199
		130	PAD204
		131	PAD206
		132	PAD207
		133	PAD208
		134	PAD211
		135	PAD212
		136	PAD213
		137	PAD214
		138	PAD217
		139	
		140	
		142	

RESETS

CPU_TRST# = '1' when JTAG_TRST# = '1' and RESET_PSMC = '1' else '0';
see errata sheet

CLOCKS

STATUS / MISC

FLASH

I2C

USB

Assertion of USB2_RESET may be asynchronous to CLK_USB2_CPLD
De-assertion of USB2_RESET must be synchronous to CLK_USB2_CPLD

NAND FLASH NOT USED

ETHERNET

USB_EBC_MUX

PER_CCLK_EN#

XC2C256_7VQ100C

ENABLE PER_CLK CONNECTION
TO CONFIGURATION I/F
MUST CO-ORDINATE WITH
SX95T_CCLK_0 AND MODE
TO AVOID CLASH

SN74AHC1G125DCKT

PER_CCLK_EN#
CLK_PERCLK
SX95T_CCLK_0

R135 10K

C13 100NF 10V

U54

roach_cpld_XC2C256_7VQ100C_powerpins

1	VCC
8	VAUX
27	VCCIO_3
37	VCC_1
55	VCCIO_4
73	VCCIO_5
84	VCC_2
93	VCCIO_6
109	VCCIO
127	VCCIO_1
141	VCCIO_2
29	GND_3
36	GND_4
47	GND_5
62	GND_6
72	GND_7
89	GND_8
99	GND_9
108	GND_10
123	GND
144	GND_1
2	GND_2

XC2C256_7VQ100C

PLACE NEAR CPLD POWER PINS

C473 C474 C475 C476 C477 C478 C479 C480 C481 C482 C483 100NF 10V

USER_DIP0
USER_DIP1
USER_DIP2
USER_DIP3

R198 R194 R195 R196 10K

SW2 4POLE User DIP-Swith

USER_LED0
USER_LED1
SYSERR#
RESET_BUFPOR#

R200 R201 R202 R203 10K

CR2 CR3 CR4 CR5 GRN

CR6 RED

SysErr will be used to drive Status LED (active H)

SX95T_CCLK_0

1-2M,1-7G
SX95T_CS_B_0
1-1M,1-9C,16-4B
SX95T_D_IN_0
1-1M,1-7C,16-4A
SX95T_D_OUT_BUSY_0
1-1G,1-3F,1-7G,16-4B,21-5D
SX95T_DONE_0
1-1M,1-3F,1-7G,21-5D
SX95T_INIT_B_0
1-1M,1-3F,1-7G,21-4D
SX95T_PROGRAM_B_0
1-1M,1-3F,1-7C,16-3B,21-4D
SX95T_RDWR_B_0
1-1M,1-7C,16-3B

R197 R199 330

CR1 CR2 GRN

5V_VIN 3V3 74LVC1G66 VCC GND U35

C615 6.3V DAS2

PWR_GOOD
1-2G,1-3H,23-10G

CMD/DI
CLK/SCLK

J17

10	CMD/DI	DAT0/DO	2 DAT0/DO
6	CLK/SCLK	DAT1	1 DAT1
		DAT2	13 DAT2
7	VDD	DAT3	12 DAT3
8	VSS1	DAT4	11 DAT4
4	VSS2	DAT5	9 DAT5
		DAT6	5 DAT6
14	SD_CD_COM	DAT7	3 DAT7
15	SD_WP_COM	MNT1	16 NC
		MNT2	17 NC

GMC050064SEU

SD/MMC/MMCPLUS CONNECTOR

QDR2_BY0_1_SYS_RST_N
1-1M,1-8L,34-BJ
QDR2_BY2_3_SYS_RST_N
1-2M,1-7L,15-BJ
PPC_DDR2_RESET_N
1-2G,1-2M,22-3B
EXT_RESET#
1-2G,1-4L,25-6F

SX95T_M0_0
1-1G,1-3F,1-7G,16-3B,21-4D
SX95T_M1_0
SX95T_M2_0

Boot Configuration

1-1G,1-5G,25-3B

R204 R205 R206 10K

SW3 4POLE Configuration DIP-Swith

Place SW2 on bottom side of PCB
Include silkscreen text:
"FACTORY SET DO NOT CHANGE"

BOOT STRAP PINS:
UART0_CTS = Boot_CFG0
UART0_DSR = Boot_CFG1
UART0_DCD = Boot_CFG2
Default = Bootstrap option C (Boot_CFG[2:0] = 010)

BOOT_CFG0
1-1M,1-4G,25-1J
BOOT_CFG1
1-1M,1-4G,25-1J
BOOT_CFG2
1-1M,1-4G,25-1J

R016 R011 R014 10K

U54

roach_cpld_XC2C256_7VQ100C_configpins

NC	2		PAD1
NC	3		PAD3
NC	5		PAD5
NC	6		PAD7
NC	39		PAD62
	63	TDI	
	65	TMS	
	67	TCK	
	122	TDO	
NC	143		PAD218

XC2C256_7VQ100C

Xilinx
Programing Cable

JTAG

J22

3V3 3V3 3V3

VREF 13 NC_0 3 NC_1 15

TDO 7 TDI 5 TMS 11 TCK 9

GND_7 12 GND_6 10 GND_4 8 GND_3 6 GND_2 4 GND_1 2 GND_0

R193 1K R192 1K

C484 20Z

PLACE NEAR CPLD JTAG CONNECTOR

ROACH/iBOB2	ROACH_PPC_CPLD
COLLABORATORS: CASPER GROUP, UC BERKELEY; NRAO, SOCORRO; meerKAT, CAPE TOWN; http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001; REVISION: A
	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
10-17-2007_15:51; PATH PATH	DRAWN: F KAPP; APPR:
	CHECKED: E BAUERMEISTER; SHEET 24 OF 25

PDATA[0:31]
1-2M,1-4L

PADD[2:31]
1-2G,1-4L,24-10B,25-10B

PADD[2:31]

PADD30 IS THE LSB FOR 16 BIT
WIDE BUS TRANSFERS

NOTE:
DMA SIGNALS
IN GREEN TEXT

PADD2 IS THE MSB

3V3
AL12 3V3_4_1
AG14 3V3_4_2
AM19 3V3_3_1
AM21 3V3_2
G14 3V3_1_1
D13 3V3_1

PADD30 AE12 PER_A[30]
PADD29 AF23 PER_A[29]
PADD28 AG23 PER_A[28]
PADD27 AF13 PER_A[27]
PADD26 AG12 PER_A[26]
PADD25 AE22 PER_A[25]
PADD24 AE23 PER_A[24]
PADD23 AG20 PER_A[23]
PADD22 AH15 PER_A[22]
PADD21 AG15 PER_A[21]
PADD20 AG18 PER_A[20]
PADD19 AF19 PER_A[19]
PADD18 AH17 PER_A[18]
PADD17 AG16 PER_A[17]
PADD16 L21 PER_SP_A[16]
PADD15 L20 PER_SP_A[15]
PADD14 L15 PER_SP_A[14]
PADD13 L16 PER_SP_A[13]
PADD12 J22 PER_SP_A[12]
PADD11 K21 PER_SP_A[11]
PADD10 K16 PER_SP_A[10]
PADD8 J15 PER_SP_A[9]
PADD9 G22 PER_SP_A[8]
PADD7 DMAREQ2 H22 PER_SP_A[7]
PADD6 DMAACK2 L14 PER_SP_A[6]
PADD5 EOT2/TC2 K14 PER_SP_A[5]
PADD4 DMAREQ3 K23 PER_SP_A[4]
PADD3 DMAACK3 K22 PER_SP_A[3]
PADD2 EOT3/TC3 J12 PER_SP_A[2]

PCS_1 AE14 PER_CS0
POE# AF21 PER_OE_N
PR_W# AF20 PER_R_W_N
PWBE_1# AF18 PER_WBE[1]
PWBE_0# AE14 PER_WBE[0]
PBLAST# AE18 PER_B_LAST

U15
BANKS=1, 2, 4
CHIP SELECT 1

PER_D[15] AF15 PDATA15
PER_D[14] AE16 PDATA14
PER_D[13] AE21 PDATA13
PER_D[12] AD20 PDATA12
PER_D[11] AF16 PDATA11
PER_D[10] AE17 PDATA10
PER_D[9] AE19 PDATA9
PER_D[8] AD19 PDATA8
PER_D[7] AG22 PDATA7
PER_D[6] AH22 PDATA6
PER_D[5] AH12 PDATA5
PER_D[4] AG13 PDATA4
PER_D[3] AH20 PDATA3
PER_D[2] AH19 PDATA2
PER_D[1] AH14 PDATA1
PER_D[0] AH13 PDATA0

PER_D_PAR[1] AG21 NC
PER_D_PAR[0] AE13 NC

PER_INT H12 VS_INT#
VS_INT# 1-3H,1-5L,23-7N

PER_READY AH18 PREADY
PREADY 25-7C,25-9B

PER_CLK AG17 CLK_PERCLK

PCS_2
1-1G,1-4L,24-8C
SELECTMAP_CS
1-2G,1-5L,24-8C

PCS_2 P11
PCS_1 P6
PCS_0 P4

SELECTMAP_CS AE2
PCS_3_GPIO910 25-10B AD4
PERCS0# AD3
PERCS1#_GPIO06 AC4
PERCS2#_GPIO09 AB4
PERCS3#_GPIO10 AA4

POE# 1-1G,1-5L,24-8C,25-5G,25-7M,25-10B
PR_W# 1-1G,1-4L,24-8C,25-5G,25-6M,25-9B
PERDE# R16
PERWE_0# A15
PERWE_1# B15
PERWE_2# C15
PERWE_3# D15
PERREADY C17
PERBLAST# B7

PWBE_0#
1-2G,1-4L,24-8C,25-6M,25-9B

25-6M,25-7C
25-7C
25-7C,25-8Q
25-6M,25-7C

PERDATA31 R3
PERDATA30 R4
PERDATA29 G1
PERDATA28 G2
PERDATA27 G4
PERDATA26 G5
PERDATA25 F1
PERDATA24 F2
PERDATA23 F4
PERDATA22 F5
PERDATA21 E1
PERDATA20 E3
PERDATA19 E4
PERDATA18 E5
PERDATA17 C1
PERDATA16 C2

PERDATA15 C16
PERDATA14 B16
PERDATA13 A16
PERDATA12 B15
PERDATA11 C14
PERDATA10 B14
PERDATA9 B13
PERDATA8 A13
PERDATA7 C13
PERDATA6 A12
PERDATA5 C12
PERDATA4 B12
PERDATA3 A11
PERDATA2 B11
PERDATA1 B10
PERDATA0 A10

PERADDR31 R10
PERADDR30 A18
PERADDR29 B18
PERADDR28 A19
PERADDR27 B19
PERADDR26 B20
PERADDR25 B21
PERADDR24 C20
PERADDR23 B22
PERADDR22 A21
PERADDR21 B23
PERADDR20 A22
PERADDR19 D21
PERADDR18 C22
PERADDR17 D22
PERADDR16 D23
PERADDR15 A23
PERADDR14 A24
PERADDR13 B24
PERADDR12 C23
PERADDR11 B25
PERADDR10 D24
PERADDR9 A25
PERADDR8 B26

PERADDR7_GPIO08_DMAREQ2 R25 PA007 DMAREQ2
PERADDR6_GPIO01_DMAACK2 C25 PA006 DMAACK2
PERADDR5_GPIO02_EOT2_TC2 D25 PA005 EOT2/TC2
GPIO03_PERADDR04_DMAREQ3 A26 PA004 DMAREQ3
GPIO04_PERADDR03_DMAACK3 B26 PA003 DMAACK3
GPIO05_PERADDR02_EOT3_TC3 C26 PA002 EOT3/TC3

EXTRESET# R6
PERCLK A7
PERERR_GPIO11 C7
R6 22R
CLK_PERCLK
R85 1K

EXT_RESET#
1-2G,1-4L,24-5J
EPB RESET OUTPUT

CLK_PERCLK
1-1G,1-4L,24-7C

R134 3K3
R133 3K3
R132 3K3
R84 3K3
R83 3K3
R5 3K3
3V3

External Slave Peripheral
AK82PX
U1

External Master Peripheral
Interface

U42
32MX16 HIGHROW BIT
FLASH
32MX16
4MA48

PADD30 D2
PADD29 D4
PADD28 C2
PADD27 A2
PADD26 B2
PADD25 A3
PADD24 C3
PADD23 A1
PADD22 B5
PADD21 A4
PADD20 C4
PADD19 B6
PADD18 B7
PADD17 A7
PADD16 C7
PADD15 B8
PADD14 A8
PADD13 B3
PADD12 C5
PADD11 D5
PADD10 D6
PADD9 F6
PADD8 F5
PADD7 F7
PCS_0 F2
OE# G2
WE# A5
RESET# B5
BYTE# F3

A0 A1
A1 A2
A2 A3
A3 A4
A4 A5
A5 A6
A6 A7
A7 A8
A8 A9
A9 A10
A10 A11
A11 A12
A12 A13
A13 A14
A14 A15
A15 A16
A16 A17
A17 A18
A18 A19
A19 A20
A20 A21_64MB
A21 _128MB
A22 _256MB
A23 _512MB
A24 _1GB
A25 _2GB

WP#/ACC B4
DQ0 E3 PDATA15
DQ1 H3 PDATA14
DQ2 E4 PDATA13
DQ3 H4 PDATA12
DQ4 H5 PDATA11
DQ5 E5 PDATA10
DQ6 H6 PDATA9
DQ7 E6 PDATA8
DQ8 F3 PDATA7
DQ9 G3 PDATA6
DQ10 F4 PDATA5
DQ11 G4 PDATA4
DQ12 F5 PDATA3
DQ13 G5 PDATA2
DQ14 F6 PDATA1
DQ15/A-1 G7 PDATA0

RY/BY# A4
NC1 A5
NC2 A6
NC3 B1
NC4 C3
NC5 D1
NC6 E1
NC7 G1
NC8 H1
NC11 H8

R80 3.3K
R81 3.3K
RY/BY#
1-1G,1-4L,24-4C
PWP#
1-1M,1-4G,24-6C

U45
P25A3157
U46
P25A3157
SHD BD TO A

UART2_RTS#
UART2_CTS#

U44
U43
ICL3225ECA
C192 0.1UF 0402
C194 0.1UF 0402
C193 0.1UF 0402
C195 0.1UF 0402
C196 0.1UF 0402
C198 0.1UF 0402
C197 0.1UF 0402
C199 0.1UF 0402
C649 0.1UF 0402
C653 0.1UF 0402
R86 10K
R87 10K
X_UART1_TX
X_UART1_RX
X_UART1_RTS#
X_UART1_CTS#
X_UART2_TX
X_UART2_RX
X_UART2_RTS#
X_UART2_CTS#
3V_VIN
P2
9P DSUB MALE
UART Port 0
J14
UART Port 1
HLE-105-02-G-DV

C652 0.1UF 0402
R82 3.3K
UART1_CTS#
RESET_CPLD#
1-1M,1-4G,24-5C

UART1_TX
UART1_RX
PERPARB_UART1_RTS#
PERPARB_UART1_CTS#
UART2_TX
UART2_RX

CLK_UART_11.0592MHZ
1-3L,1-5G,23-7G

UART
UARTSERCLK
UART1_TX_UART0_TX
UART1_RX_UART0_RX
UART1_RTS#_UART0_RTS#
UART1_CTS#_UART0_CTS#
UART2_TX_UART0_DTR#
UART2_RX_UART0_RI#
UART2_RTS#_UART0_DSR#
UART2_CTS#_UART0_DCD#
IIC0
IIC0SCLK
IIC0SDATA
IIC1_SPI
SCPCLKOUT_IIC1SCLK
SCPDI_IIC1SDATA
SCPDO
NAND Flash
Interface
NOT USED
NFALE
NFCLE
NFREN#
NFWEN#
NFRDYBUSY#
NFCE3#_PERCS3#

SCPCLK
SCPDI
SCPDO

SCPCLK
1-5L
SCPDI
1-5L
SCPDO
1-5L

I2C0_SCLK
1-5L,1-9B,2-2P
I2C0_33_DATA
1-5L,1-9E

EE2_BOOT_WP
1-2M,1-4G,24-6C
EE1_WP
1-2M,1-5G,24-6C
M66EN
1-1G,1-5G,24-10L

ATAC02B 2K
ATAC04B 4K
ATAC08B 8K
ATMEL
ATMEL
ATMEL