




VIRTEX5




PPC



MECHANICAL




ROACH/iBOB2		ROACH_TOP	
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOONERO BaeKAT, CAPE TOWN http://casper.berkeley.edu/ 2-22-2008, 13:23 PATH PATH	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW BRAND: F KAPP CHECKED: R BAUERMEISTER	DOC NO: NRP-ADM-XXX-SD-0001 A REVISION: 1 SHEET: 1 OF 25	CONTRIBUTORS: STEFAN BAUERMEISTER STEVE CHAN FRANCIS KAPP ALAN LARSON GREGOR NICK KIRK RUTENFELT WENDE WU DAN WERTSCHER



REFERENCE RESISTOR/ADC VALUES				FOR 8 BIT ADC USING 2.56V REFERENCE:	
VOLTAGE	SENSE R	MAX CURRENT(A)	POWER (W)	ADC COUNT AT MAX POWER	CURRENT/BIT (A)
12V	0R01	3.36	0.11	33	0.1
5V	0R0047	6.78	0.22	31	0.21
3V3	0R01	3.47	0.12	34	0.1
2V5	0R01	3.56	0.13	35	0.1
1V8	0R0022	12.91	0.37	28	0.45
1V5	0R0047	6.77	0.22	31	0.21
1V0	0R001	26.79	0.72	26	1.0

ROACH/iBOE2		ROACH_MONITOR	
COLLABORATORS:		DOC NO	REVISION
CASPER GROUP, UC BERKELEY		NRF-ADM-XXX-SD-0001	A
NRAO, SOONERO		DESCRIPTION	
BAREKAT, CAPE TOWN		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/		DESIGN	APPENDIX
2-22-2008, 13:23		F KAPP	
PATH PATH		CHECKED	R BAUERMBISTER
		SHEET	2 OF 25



PSU RAIL SUMMARY	
VOLTAGE	1.0V +- 5%
SUPPLIES	PP0A CORR
CURRENT (QUIESCENT)	1.5A
CURRENT (ACTIVE)	26.8A
LOAD STEP	25.3A

PSU INPUT SUMMARY	
VOLTAGE	5.0V +- 10%
CURRENT (MAX)	4.0A

PSU RAIL SUMMARY	
VOLTAGE	1.0V +- 5%
SUPPLIES	PP0A 10V
CURRENT (QUIESCENT)	0.25A
CURRENT (ACTIVE)	4.8A
LOAD STEP	4.55A










PSU RAIL SUMMARY	
VOLTAGE	1.0V +- 5%
SUPPLIES	PP0A 10V
CURRENT (QUIESCENT)	1A
CURRENT (ACTIVE)	12.8A
LOAD STEP	11.8A

PSU INPUT SUMMARY	
VOLTAGE	1.2V +- 10%
CURRENT (MAX)	0.8A

PSU RAIL SUMMARY	
VOLTAGE	2.5V +- 5%
SUPPLIES	PP0A, B00E
CURRENT (QUIESCENT)	PPC_P0E
CURRENT (ACTIVE)	3.6A
LOAD STEP	3.5A




PSU INPUT SUMMARY	
VOLTAGE	1.2V +- 10%
CURRENT (MAX)	1.8A

ROACH/iBOE2		ROACH_PSU	
COLLABORATORS:		DOC NO	REVISION
CASPER GROUP, UC BERKELEY		NRF-ADM-XXX-SD-0001	A
NRAO, SOONERO		DESCRIPTION	
BAAEFAT, CAPE TOWN		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/		DRWN:	APP:
2-22-2008.13:23		F KAPP	
PATH PATH		CHECKED:	
		R BAUERMEISTER	
		SHEET	3 OF 25




ROACH/iBOB2		ROACH_5V_POWER	
COLLABORATORS:		DOC NO	REVISION
CAPSER GROUP, UC BERKELEY WANG, EUGENE me@CAT, CAPS TOWN		ROP-ADM-XXX-ED-0001	A
DESCRIPTION		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://capers.berkeley.edu/		NAME:	APP:
2-22-2008 13:23		F KAPP	
PATH PATH		DESIGNER:	DATE
		F BAUERHOMISTER	4 OF 2


ROACH/iBOB2		ROACH_ADC_0	
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/		DOC NO	REVISION
		NRF-ADM-XXX-SD-0001	A
		DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW	
2-22-2008_13:23		DRAWN: F KAPP	APPR:
PATH PATH		CHECKED: E BAUERMEISTER	SHEET 5 OF 25






U15 BANKS=11, 13, 15, 17, 19, 21




ROACH/iBOE2		ROACH_TRANSCEIVERS0_1	
COLLABORATORS:		DOC NO	REVISION
CASPER GROUP, UC BERKELEY NRAO, SOONERO MAREKAT, CAPE TOWN http://casper.berkeley.edu/		NRF-ADM-XXX-SD-0001 DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW	A
2-22-2008_13:23		BRANCH:	APPR:
PATH		F KAPP	
		CHECKED:	SHEET
		E BAUERMEISTER	8 OF 2





ROACH/iBOE2			ROACH_TRANSCEIVERS2_3		
COLLABORATORS:			DOC NO	REVISION	
CASPER GROUP, UC BERKELEY NRAD, SOCCORO BEEKAT, CAPE TOWN			NRP-ADM-XXX-SD-0001	A	
DESCRIPTION			RECONFIGURABLE OPEN ARCHITECTURE HW		
http://casper.berkeley.edu/			NAME:	APP:	
2-22-2008.13:23			F KAPP		
PATH	PATH		CHECKED:	E BAUERMEISTER	SHEET
					9 OF 25




ROACH/iBOE2		ROACH_TRANSCEIVERS_PSU	
COLLABORATORS:		DOC NO	REVISION
CASPER GROUP, UC BERKELEY		NRF-ADM-XXX-SD-0001	A
MESA, SOCORRO		DESCRIPTION	
MesaEAT, CAPE TOWN		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/		DRN:	APP:
2-22-2008_13:23		F KAPP	
PATH	PATH	CHECKED:	SHEET
		E BAUERMEISTER	10 OF 2































ROACH/iBOE2		ROACH_DIFF_GPIO		REVISION	
COLLABORATORS:		SOC NO		A	
CAPSER GROUP, UC BERKELEY		NRF-ADM-XXX-SD-0001			
HEAD: GORDON		DESCRIPTION			
MEETAK, CAPR TONN		RECONFIGURABLE OPEN ARCHITECTURE HW			
http://capers.berkeley.edu/		NAME:		NAME:	
2-22-2008_13:23		F KAPP			
PATH PATH		CHECKED:		SHEET	
		R BAUERMEISTER		12 OF 2	



ROACH/iBOE2		ROACH_GPIO_MISC	
COLLABORATORS:		DOC NO	REVISION
CASPER GROUP, UC BERKELEY		NRF-ADM-XXX-BD-0001	A
DESCRIPTION		DESCRIPTION	
NRAO, SOONERO		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/		DESIGN	APPENDIX
2-22-2008, 13:23		F KAPP	
PATH	PATH	R BAUERMISTROT	SHEET





ROACH/iBOB2		ROACH_QDR2P_BY0_1	
COLLABORATORS:		DOC NO	REVISION
CASPER GROUP, UC BERKELEY		NRF-ADM-XXX-SD-0001	A
NRAO, SOCCORRO		DESCRIPTION	
MesaCAT, CAPE TOWN		RECONFIGURABLE OPEN ARCHITECTURE HW	
2-22-2008_13:23		DESIGN	APPENDIX
PATH		F KAPP	
		R BAUERNBIESTER	
		SHEET	










ROACH/iBOB2		ROACH_QDR2P_BY2_3	
COLLABORATORS: CAPSER GROUP, UC BERKELEY HANOI, FOCORBO mezeEAT, CAPS TOWN http://capsper.berkeley.edu/		DIC NO NRP-ADM-XXX-SD-0001 DESCRIPTION RECONSTRUCTABLE OVER ARCHITECTURE HW	REVISION A
2-22-2008 13:23		NAME: F KAPP	APPV:
PATH	PATH	WORKED: E BAUERMEISTER	SHEET 15 OF 21

TBD

VALID CONFIGURATION MODES			
Configuration Mode	M[2:0]	Bus Width	CCLK Direction
Master Serial	000	1	Output
Master SPI	001	1	Output
Master BPI-Up	010	8, 16	Output
Master BPI-Down	011	8, 16	Output
Master SelectMAP	100	8, 16	Output
JTAG	101	1	Input (TCK)
Slave SelectMAP	110	8, 16, 32	Input
Slave Serial	111	1	Input




ROACH/iBOB2		ROACH_CONFIG	
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/ 2-22-2008_13:23 PATH PATH	DOC NO NRF-ADM-XXX-SD-0001		REVISION A
	DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW		
	DRAWN: F KAPP	APPR:	
	CHECKED: E BAUERMEISTER	SHEET	
		16 OF 25	



REMOVED 1.8V AND 1.5V REGULATORS, CONNECTED TO V5 RAILS

REMOVED VTT AND VREF - INCLUDED ON ROACH_PPC_DDR2



ROACH/iBOB2		ROACH_PPC_POWER_1	
COLLABORATORS: CASPER GROUP, UC BERKELEY MESA, GIGACORE MESAET, CAPE TOWN http://casper.berkeley.edu/		DOC NO RNY-ADM-XXX-ID-0001	REVISION A
2-22-2008_13:23		DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW	APPR:
PATH PATH	DESIGN: F KAPP	E BAUERMEISTER	SHEET 17 OF 2

A	B	C	D	E	F	G	H	J	K	L	M																																																					
7											7																																																					
6	<div>REMOVED 3V3 GENERATION</div> <div></div>										6																																																					
5											5																																																					
4	<div>REMOVED +12V GENERATION</div> <div>REMOVED -12V GENERATION</div>										4																																																					
3											3																																																					
2											2																																																					
1	<div>REMOVED +1V GENERATION</div> <div>REMOVED +2V5 GENERATION</div>										1																																																					
0	<table><tr><td colspan="2">ROACH/iBOB2</td><td colspan="9">ROACH_PPC_POWER_2</td></tr><tr><td colspan="2" rowspan="2">COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/</td><td colspan="6">DOC NO NRF-ADM-XXX-SD-0001</td><td colspan="3" rowspan="3">REVISION A</td></tr><tr><td colspan="9">DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW</td></tr><tr><td colspan="2">2-22-2008_13:23</td><td colspan="3">DRAWN: F KAPP</td><td colspan="6">APPR:</td></tr><tr><td>PATH</td><td>PATH</td><td colspan="3">CHECKED: E BAUERMEISTER</td><td colspan="3">SHEET</td><td colspan="3">18 OF 25</td></tr></table>										ROACH/iBOB2		ROACH_PPC_POWER_2									COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/		DOC NO NRF-ADM-XXX-SD-0001						REVISION A			DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW									2-22-2008_13:23		DRAWN: F KAPP			APPR:						PATH	PATH	CHECKED: E BAUERMEISTER			SHEET			18 OF 25			0
ROACH/iBOB2		ROACH_PPC_POWER_2																																																														
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/		DOC NO NRF-ADM-XXX-SD-0001						REVISION A																																																								
		DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW																																																														
2-22-2008_13:23		DRAWN: F KAPP			APPR:																																																											
PATH	PATH	CHECKED: E BAUERMEISTER			SHEET			18 OF 25																																																								
A	B	C	D	E	F	G	H	J	K	L	M																																																					



The RGMII signaling is 125 MHz using both rising and falling edges of the clock.
The Tx and the Rx side trace length should be matched within the signal group to minimize timing skew.
It is advised to match the trace length within 0.1 inch within the Tx and Rx signal groups.
Minimize the number of vias on the RGMII lines to minimize timing skew.
Since the signal rise and fall time are sub-nano second, transmission line design guidelines should be followed.

CONFIRMED NC'S ON PINS WITH AMCC TECH SUPPORT IN EMAIL DATED 2007/08/30



U1




U2



U3



ROACH/iBOEB2		ROACH_PPC_ETH1	
COLLABORATORS:		DOC NO	REVISION
CASPER GROUP, UC BERKELEY		NRF-ADM-XXX-SD-0001	A
NRAO, SOCCORRO		DESCRIPTION	
MASCAT, CAPE TOWN		RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/		DRWN:	APPD:
2-22-2008 13:23		F KAPP	
PATH	PATH	R BAUERNBIESTER	SHEET



ROACH/iBOB2

COLLABORATORS:

CASPER GROUP, UC BERKELEY

NRAO, SOCORRO

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

ROACH_PPC_DDR2

DOC NO

NRF-ADM-XXX-SD-0001

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23

PATH

PATH

REVISION

A

DESCRIPTION

RECONSTRUCTED FROM ARCHITECTURE IN

2-22-2008_13:23


PATH

Critical Placement and Route
Clock Rules:

Clock Rules:
CLK_UART_11_0592MHz = as short as possible
CLK_SYS_33MHz = as short as possible
CLK_CPLD_33MHz = CLK_SYS_33MHz


Critical Placement and Route
Clock Rules:

Clock Rules:
CLK_PC13_6633MHz = as short as possible
CLK_PC12_6633MHz = CLK_PC13_6633MHz
CLK_PC11_6633MHz = CLK_PC12_6633MHz + 2.5°
CLK_GETH0_25MHz = as short as possible
CLK_GETH1_25MHz = CLK_GETH0_25MHz
CLK_CPLD_50MHz = as short as possible
CLK_USB2_0_48MHz = as short as possible
CLK_USB2_0_12MHz = as short as possible



TRACE & JTAG CONNECTORS


Critical placement and routing of
the Trace connector and nets.
Up to CPU frequency!




DEBUG_TRST#

1-10,1-10,14-14

TRACE PORT



ROACH/iBOE2			ROACH_PPC_TST_CLK_IO	
COLLABORATORS:			DOC NO	REVISION
CASPER GROUP, UC BERKELEY			NRF-ADM-XXX-SD-0001	A
DESCRIPTION			RECONFIGURABLE OPEN ARCHITECTURE HW	
http://casper.berkeley.edu/			DESIGN	APPENDIX
2-22-2008_13:23			F KAPP	
PATH			DESIGN	SHEET
PATH			R BAUERMEISTER	
				23 OF 25



PADD30 IS THE LSB FOR 16 BIT WIDE BUS TRANSFERS

NOTE: DMA SIGNALS IN GREEN TEXT

PADD2 IS THE MSB

ROACH/iBOB2

COLLABORATORS:

CASPER GROUP, UC BERKELEY
NRAO, SOONERO
Bharat, CAPE TOWN

2-22-2008, 13:23

PATH PATH

ROACH_PPC_NVM_SERIAL

DOC NO

NRF-ADM-XXX-SD-0001

DESCRIPTION

RECONFIGURABLE OPEN ARCHITECTURE HW

DESIGN

F KAPP

2-22-2008, 13:23

PATH PATH

R BAUERMBIESTER

REVISION

A

DATE

2-22-2008, 13:23

DESIGN

F KAPP

2-22-2008, 13:23

PATH PATH

R BAUERMBIESTER

SHEET

25 OF 25