













KAROO ARRAY TELESCOPE, NRF
UNIT 12, LONSDALE BUILDING
LONSDALE WAY, PINELANDS, 7405
SOUTH AFRICA

TITLE: ROACH_TOP

SIZE	DWG NO	REV
A2	NRF-ADM-XXX-SD-0001	A

CHECKED BY	DRAWN BY	SCALE	SHEET	of
<PUT NAME HERE>	FRANCOIS KAPP	NTS	1	1

9-7-2007_16:22

DDR_DQ[0:63]

Critical Placement:
Place Series Resistors as close to DDR as possible

Critical Placement:
Place Series Resistors as close to DDR as possible

DDR by-pass caps place as close to DDR power pins as possible (1 cap for every 2 pins)

DDR by-pass caps place as close to DDR power pins as possible (1 cap for every 2 pins)

DDR by-pass caps place as close to DDR power pins as possible (1 cap for every 2 pins)

U1
440EPX
DDR SDRAM

U36
U34
U33
64M8X16 DDR2

NO POP CAP

Critical Placement:
Place as close as possible to pins M8 and N8 of device

500ps Loop

Place parts as close to CPU as possible

Critical Placement:
Place Compensation Caps at Series Res. end of TL0 segment per Layout Example

Critical Placement:
Place Lead-Matching Caps at DDR end of net (TL6) per Layout Example

DDR by-pass caps place as close to DDR power pins as possible (1 cap for every 2 pins)

U35
64M8X16 DDR2

NO POP

Critical
Placement

Route all DDR clocks as differential pairs

- The trace length of DDR_CLKOUT must be slightly longer than the addr,cmd,ctrl signal nets

- DDR_CLKFB trace length must equal the other DDR_CLKnrs

Critical Placement:
Place Parallel Termination at DDR end of net (TL5) per Layout Example

NO POP CAP

Critical Placement:
Place as close as possible to pins M8 and N8 of device

CRITICAL PLACEMENT AND ROUTING:
All Components, and signals on this page have very tight and critical routing and placement parameters.
(IDEAL Layout)
All clocks = each other = data lines = control = address
In other words all signals equal each other.
Place series resistors and compensation capacitors close to the DDR2 devices (TL1 is much smaller than TL0). Place termination resistors on the top layer at VTT island, at end of bus. Use wide island trace to increase current capacity (3A).
Route DDR2 signals only on layers that are directly adjacent to the designated reference plane: GND for DQ,DM,DQS; VDD for ADD, Route each 10-bit byte lane of the data group (DQ, DQS, and DM) on the same layers with matched trace lengths (within +/- 25 mils of the respective strobe, DQS). Vias and BGA breakout patterns should be included in the analysis of each individual trace length. Include 1.6mm net length per via.
To help reduce crosstalk, data and data strobes should be isolated from the address and command signals. This is accomplished by routing different signal types on separate layers of the printed circuit board.
Total trace lengths for any signal, CPU to DRAM must not exceed 100 mm. Separate data and control nets by a minimum of 0.5 mm to minimize crosstalk.

LAYOUT EXAMPLE

CPU
Addr Nets

TL0 >> TL1
R-SERIES
C-Comp
GND
TL0
TL1
TL2
TL3
TL4
TL5
TL6
DDR1
DDR2
R-TERM
VTT ISLAND
C-CORE Matching
GND
DDR3
DDR4

Refer to:
JEDEC "PC2-4200/PC2-3200 DDR2 Unbuffered MicroDIMM Reference Design Specification" Rev 0.5 4/26/04
Micron TN-47-01 "DDR2 Design Guide for Two-DIMM System"
DDR devices should be placed and routed in an analogous fashion to optimize signal fan-out.

The RGMII signaling is 125 MHz using both rising and falling edges of the clock.

The Tx and the RX side trace length should be matched within the signal group to minimize timing skew.
It is advised to match the trace length within 0.1 inch within the Tx and Rx signal groups. Minimize the number of via on the RGMII lines to minimize timing skew.
Since the signal rise and fall time are sub-nano second, transmission line design guidelines should be followed.

Place nearest PHY pin 96

Place nearest PHY pin 101

Place nearest PHY pin 98

Place nearest PHY pin 100

Place as close to PHY CORE VDD power pins as possible

Place as close to PHY IO VDD power pins as possible

Place resistors as close to CPU as possible and keep all traces lengths equal

Place resistors close to PHY all trace lengths equal

Place decoupling C close to termination R All traces 50Ohm WRT GND or 2V5

Place decoupling C as close to PHY as possible. Keep all trace lengths equal to each other and as short as possible.

Ethernet LEDs

Top LED = SPEED/LINK
Green = 1000
Off = 10/100

Bottom LED
Green/Toggle = ACTIVITY

Place jumers in line with signals

CONFIRMED NC'S ON PINS WITH AMCC TECH SUPPORT IN EMAIL DATED 2007/08/30

STRAPPING OPTIONS FOR PHY - SEE DATA SHEET FOR DETAIL

HFJ11-1G02E-L12

DP83865DVH

NOSTUFF

Place nearest PHY pin 96

Place nearest PHY pin 101

Place as close to PHY CORE VDD power pins as possible

Place as close to PHY IO VDD power pins as possible

Place nearest PHY pin 98

Place nearest PHY pin 100

ETH1_PGM_VDD

ETH1_1V8_AVDD3

Place resistors as close to CPU as possible and keep all traces lengths equal

Place resistors close to PHY all trace lengths equal

Place jumers in line with signals

Place components as close to PHY as possible. Keep all trace lengths equal to each other and as short as possible.

Place decoupling C close to termination R
All traces 500hm WRT GND or 2V5

Ethernet LEDs

Top LED = SPEED/LINK
Green = 1000
Off = 10/100

Bottom LED = ACTIVITY
Green/Toggle = ACTIVITY

NOSTUFF

DUPLEX LED
JP37

L10 LED

L100 LED

JP35

JP36

JP24

STRAPPING OPTIONS FOR PHY - SEE DATA SHEET FOR DETAIL

HFJ11-1G02E-L12

CHASSIS_GND

DP83865DVH

External Slave Peripheral

External Master Peripheral Interface

NO POP

To Boot from NAND, install jumper

UART

IIC0

IIC1_SPI

NAND Flash Interface

NAND Flash

Stacked Pkgs Only

FLASH 32Mx16 4MA48

External Mastering is NOT supported

UART Port 0

UART Port 1

BANKS=1, 2, 4





PCI SLOT_0

Include silkscreen text:
"SUPPORTS 3V3 IO ONLY"

Optional PRSNT signals are not used, max 25W is available		
PRSNT1#	PRSNT2#	Expansion Configuration
Open	Open	No expansion board present
Ground	Open	Expansion board present, 25 W maximum
Open	Ground	Expansion board present, 15 W maximum
Ground	Ground	Expansion board present, 7.5 W maximum

KAROO ARRAY TELESCOPE, NRF
UNIT 12, LONSDALE BUILDING
LONSDALE WAY, PINELANDS, 7405
SOUTH AFRICA

TITLE: ROACH_PPC_PCI

CHECKED BY: <PUT NAME HERE>
DRAWN BY: <PUT NAME HERE>
SIZE: A2
DWG NO: <PUT DRAWING NUMBER HERE>
REV: 0
SCALE: NTS
SHEET: 1 of 1
9-7-2007_16:22

Place Ferrite beads and jumper as close to CPU as possible

Place silk screen near J3: "1V5"

Place Ferrite beads and jumper as close to CPU as possible

Place silk screen near J4: "1V8"

Place Ferrite beads and jumper as close to CPU as possible

Place silk screen near J5: "2V5"

Place Ferrite beads and jumper as close to CPU as possible

Place silk screen near J6: "3V3"

Place components close to CPU

Place components close to CPU

Place components close to CPU



+5.0 V



Alternate power input terminal
Two 10A fuses result in 16A rating

Bulk Decoupling



Bulk Decoupling



Bulk Decoupling



Bulk Decoupling



Each Analog GND tied to Digital GND at a single point.

+1.8 V

Place all components within this block close together



+1.5 V

Place all components within this block close together



VTT Island by-pass caps place evenly across VTT island
(1 cap for every 2 signals terminated)
(1 Tantalum Cap on each end of island)
VTT regulator placed at center of VTT island



Place all components within
this block close together

+3.3 V



Place one cap at each corner of the PCB



Place all components within
this block close together

+12 V



Place all components within
this block close together

-12 V



Place all components within
this block close together

+1.0 V



Place all components within
this block close together

+2.5 V



KAROO ARRAY TELESCOPE, NRF
UNIT 12, LONSDALE BUILDING
LONSDALE WAY, PINELANDS, 7405
SOUTH AFRICA

TITLE: ROACH_PPC_POWER_2

CHECKED BY: <PUT NAME HERE>	SIZE: A2	DWG NO: <PUT DRAWING NUMBER HERE>
DRAWN BY: <PUT NAME HERE>	SCALE: NTS	SHEET: 1 of 1

REV: 0

9-7-2007_16:22

PWR_GOOD monitors the
+1.0v, 1V5, 1V8,
2V5, and 3V3 supplies

Critical Placement and Route
Clock Rules:

Clock Rules:
CLK_UART_11.0592mhz = as short as possible
Clk_SYS_33mhz = as short as possible
CLK_CPLD_33mhz = CLK_SYS_33mhz

Critical Placement and Route
Clock Rules:

Clock Rules:
CLK_PCI3_66/33mhz = as short as possible
CLK_PCI2_66/33mhz = Clk_PCI3_66/33mhz
CLK_PCI1_66/33mhz = Clk_PCI2_66/33mhz + 2.5"
CLK_GETH0_25mhz = as short as possible
CLK_GETH1_25mhz = Clk_GETH0_25mhz
CLK_CPLD_50mhz = as short as possible
CLK_USB2.0_48mhz = as short as possible
CLK_USB2.0_12mhz = as short as possible

IRQ0-9 have programmable polarity per
section 10.5.7 (UIC0_PR) 440ep user
manual

NO POP
RO1 - RO5

TRACE & JTAG CONNECTORS

Critical placement and routing
of the Trace connector and nets.
Up to CPU frequency/4

R26 is for current
limiting and should
be <100 Ohms.

TRACE PORT

KAROO ARRAY TELESCOPE, NRF UNIT 12, LONSDALE BUILDING LONSDALE WAY, PINELANDS, 7405 SOUTH AFRICA			
TITLE: ROACH_PPC_TST_CLK_IO			
CHECKED BY: <PUT NAME HERE>	SIZE: A2	DWG NO: <PUT DRAWING NUMBER HERE>	REV: 0
DRAWN BY: <PUT NAME HERE>	SCALE: NTS	SHEET: 1 of 1	9-7-2007_16:22



KAROO ARRAY TELESCOPE, NRF UNIT 12, LONSDALE BUILDING LONSDALE WAY, PINELANDS, 7405 SOUTH AFRICA			
TITLE: ROACH_PPC_USB			
CHECKED BY: <PUT NAME HERE>	SIZE: A2	DWG NO: <PUT DRAWING NUMBER HERE>	REV: 0
DRAWN BY: <PUT NAME HERE>	SCALE: NTS	SHEET: 1 of 1	9-7-2007_16:22



VTT_QDR_BY2_3
U14
QDR2P_CTRL_DATA
QDR2P_2_4_8MX18
QDR2P_JTAG
QDR2P_POWER
U12
BANKS=15, 11
U13
VIN
VLDOIN
VDDQSNS
S3
S5
VTT
VTTSNS
VTTREF
GND
PGND
VREF_QDR_BY2_3
VDDQ_QDR2_BY2_3
VDD_QDR2_BY2_3
5V
1V8
1V5
JP1
SELECT EITHER 1V5(QDRii+) OR 1V8(QDRii)
DO NO SHORT
QDR2_BY0_1_TDO
QDR2_BY2_3_TDO
QDR2_TMS
QDR2_TCK
QDR2_BY2_3_SYS_RST_N
QDR2_BY2_3_DLL_OFF
QDR2_BY2_3_CQ_P
QDR2_BY2_3_CQ_N
QDR2_BY2_3_K_P
QDR2_BY2_3_K_N
QDR2_BY2_3_QVLD
QDR2_BY2_3_C_N_COMPAT
QDR2_BY2_3_CAL_DONE
QDR2_BY2_3_COMPARE_ERROR
QDR2_BY2_3_W
QDR2_BY2_3_R
QDR2_BY2_BW
QDR2_BY3_BW
0V75_1_3
0V75_1_2
0V75_1_1
0V75_1
VRP_15
VRN_15
1V5_15_2
1V5_15_1
1V5_15
1V5_11_2
1V5_11_1
1V5_11


U12
GPIOLVC33[4]
GPIOLVC33[3]
GPIOLVC33[2]
GPIOLVC33[1]
GPIOLVC33[0]
GPIOLVC18[0]
GPIOLVC18[1]
GPIOLVC18[2]
GPIOLVC18[3]
GPIOLVC18[4]
GPIOLVC18[5]
GPIOLVC18[6]
GPIOLVC18[7]
GPIOLVC18[8]
GPIOLVC18[9]
GPIOLVC18[10]
GPIOLVC18[11]
GPIOLVC18[12]
GPIOLVC18[13]
GPIOLVC18[14]
GPIOLVC18[15]
GPIOLVC18[16]
GPIOLVC18[17]
GPIOLVC18[18]
GPIOLVC18[19]
GPIOLVC18[20]
K12
K13
H23
G23
M12
E29
F29
C29
B29
A6Z5
AD25
AP25
AL24
AN24
AP24
AM20
AA30
AC29
AM27
AJ26
AJ25
AH25
GPIOLVC33[4]
GPIOLVC33[3]
GPIOLVC33[2]
GPIOLVC33[1]
GPIOLVC33[0]
GPIOLVC18[0]
GPIOLVC18[1]
GPIOLVC18[2]
GPIOLVC18[3]
GPIOLVC18[4]
GPIOLVC18[5]
GPIOLVC18[6]
GPIOLVC18[7]
GPIOLVC18[8]
GPIOLVC18[9]
GPIOLVC18[10]
GPIOLVC18[11]
GPIOLVC18[12]
GPIOLVC18[13]
GPIOLVC18[14]
GPIOLVC18[15]
GPIOLVC18[16]
GPIOLVC18[17]
GPIOLVC18[18]
GPIOLVC18[19]
GPIOLVC18[20]

3V3

C536 100NF 10V
C537 100NF 10V
C538 100NF 10V
C539 100NF 10V
C540 100NF 10V
C541 100NF 10V
C542 100NF 10V

PLACE NEAR CPLD POWER PINS

Memory Bus

PAD0[27..31]
PAD027 39 B2_IO_25
PAD028 40 B2_IO_18
PAD029 41 B1_IO34
PAD030 42 B2_IO_16
PAD031 43 B2_IO_18

PDATA[0..7]
PDATA0 44 B1_IO29
PDATA1 46 B1_IO30
PDATA2 49 B1_IO_CLR#
PDATA3 50 B1_IO31
PDATA4 52 B1_IO21
PDATA5 64 B1_IO_OE
PDATA6 63 B1_IO23
PDATA7 61 B1_IO28

PCS_2 60 B2_IO_24
POE# 59 B2_IO_21
PR_W# 58 B2_IO_23
PWBE_0# 56 B2_IO_9

RESETS

RESET_POR# 55 B2_IO_17
RESET_PB_POR# 54 B2_IO_8
DEBUG_TRST# 53 B2_IO_12
CPU_TRST# 65 B2_IO_19

CPU_TRST# = '1' when JTAG_TRST# = '1' and RESET_POR# = '1' else '0'; see errata sheet

CLOCKS

CLK_CPLD_33MHZ 66 B1_IO_GCLK1
CLK_CPLD_50MHZ 67 B1_IO_GCLK0
CLK_PERCLK 68 B2_IO_GCLK2
CLK_TMRCLK 70 B1_IO25
71 B2_IO_33
CLK_SEL_M66EN 72 B2_IO_35
SEL_SYSCLK 73 B2_IO_34

STATUS / MISC

SYSERR 74 B2_IO_28

FLASH

6 FWP# 76 B1_IO33
77 B2_IO_11

I2C

6 EE2_BOOT_WP 89 B2_IO_3
6 STTM_AS 87 B2_IO_GCLK3
86 B1_IO32

USB

10 USB2_RESET
10 CLK_USB2_CPLD 85 B2_IO_13
10 USB2_VCC_PE 82 B2_IO_6
10 USB2_VCC_PI 81 B2_IO_7
80 B2_IO_2

NAND FLASH

6 NF_WP# 79 B2_IO_1
78 B2_IO_20

ETHERNET

8 GETH1_COMA 37 B2_IO_37
7 GETH0_RST# 36 B2_IO_38
7 GETH0_COMA 35 B2_IO_39
8 GETH1_RST# 34 B2_IO_40

USB_EBC_MUX

10 USB_SELECT# 33 B1_IO1
6 EBC_SELECT# 32 B1_IO2

6 RESET_CPLD# 30 B1_IO6

Assertion of USB2_RESET may be asynchronous to CLK_USB2_CPLD
De-assertion of USB2_RESET must be synchronous to CLK_USB2_CPLD

3V3 3V3 3V3
26 57 20 38 51 88 98
VCCINT1 VCCINT2 VCCIO1_1 VCCIO1_2 VCCIO1_3 VCCIO2_1 VCCIO2_2

U38

B1_IO22 29 CFG_DIP0
B1_IO17 28 CFG_DIP1
B2_IO_15 27 CFG_DIP2
B2_IO_22 24 M66EN

B1_IO19 14
B1_IO15 15
B2_IO_14 16

B1_IO20 17 USER_DIP0
B1_IO8 18 USER_DIP1
B2_IO_5 19 USER_DIP2
B1_IO16 22 USER_DIP3

B1_IO11 23 USER_LED0
B2_IO_4 13 USER_LED1
B2_IO_27 12 SYSERR#
B1_IO18 11 RESET_BUFPOR#

B1_IO24 10
B1_IO26 9
B2_IO_31 8
B2_IO_29 7

Dedicated pins for EPM570 compatibility

B1_IO3 6
B1_IO4 4
B1_IO5 3
B1_IO7 2
B1_IO9 1
B1_IO10 90
B1_IO12 91
B1_IO13 92
B1_IO14 93
B1_IO27 94
B2_IO_26 95
B2_IO_30 96
B2_IO_32 97
B2_IO_36 99

VCCAUX_JTAG 5

TCK 48 CPLD_TCK
TDO 83 CPLD_TDO
TMS 47 CPLD_TMS
TDI 45 CPLD_TDI

GND1 GND2 GND3 GND4 GND5 GND6 GND7 GND8
21 25 31 62 69 75 84 100

XC2C256-7VQ100C

Boot Configuration

R375 10K 3V3
R373 10K
R372 10K
M66EN

SW3 4POLE **Configuration DIP-Swith**

Place SW2 on bottom side of PCB
Include silkscreen text:
"FACTORY SET DO NOT CHANGE"

BOOT STRAP PINS:
UART0_CTS = Boot_CFG0
UART0_DSR = Boot_CFG1
UART0_DCD = Boot_CFG2
Default = Bootstrap option C (Boot_CFG[2:0] = 010)

BOOT_CFG0 6
BOOT_CFG1 6
BOOT_CFG2 6

RO16 RO15 RO17 10K 3V3

R371 R377 R376 R374 10K 3V3
SW2 4POLE **User DIP-Swith**

GRN CR1 5V_VIN R380 180
GRN CR2 R385 180
GRN CR3 R384 180 3V3
GRN CR4 R383 180 3V3
RED CR6 R382 180 3V3
RED CR5 R381 180 3V3

3V3 C543 0.1UF 0402
U37 74LVC1G08 VCC GND
PWR_GOOD

SysErr will be used to drive Status LED (active H)

Xilinx Programing Cable

JTAG

J4
3V3
VREF 13
NC_0 1
NC_1 3
TDO 7
CPLD_TDO
TDI 5 CPLD_TDI
TMS 11 CPLD_TMS
TCK 9 CPLD_TCK
GND_7 12
GND_6 14
GND_4 10
GND_3 8
GND_2 6
GND_1 4
GND_0 2

3V3 3V3
R379 1K
R378 1K

3V3
C535 2U2

PLACE NEAR CPLD JTAG CONNECTOR


P11 QSH-040-01-L-D-DP-A-K
QSH_A_D_P[0] 1 DP0_0
QSH_A_D_N[0] 3 DP0_1
QSH_A_D_P[1] 5 DP1_0
QSH_A_D_N[1] 7 DP1_1
QSH_A_D_P[2] 9 DP2_0
QSH_A_D_N[2] 11 DP2_1
QSH_A_D_P[3] 13 DP3_0
QSH_A_D_N[3] 15 DP3_1
QSH_A_D_P[4] 17 DP4_0
QSH_A_D_N[4] 19 DP4_1
QSH_A_D_P[5] 21 DP5_0
QSH_A_D_N[5] 23 DP5_1
QSH_A_D_P[6] 25 DP6_0
QSH_A_D_N[6] 27 DP6_1
QSH_A_D_P[7] 29 DP7_0
QSH_A_D_N[7] 31 DP7_1
QSH_A_D_P[8] 33 DP8_0
QSH_A_D_N[8] 35 DP8_1
QSH_A_D_P[9] 37 DP9_0
QSH_A_D_N[9] 39 DP9_1
QSH_A_D_P[10] 41 DP10_0
QSH_A_D_N[10] 43 DP10_1
QSH_A_D_P[11] 45 DP11_0
QSH_A_D_N[11] 47 DP11_1
QSH_A_D_P[12] 49 DP12_0
QSH_A_D_N[12] 51 DP12_1
QSH_A_D_P[13] 53 DP13_0
QSH_A_D_N[13] 55 DP13_1
QSH_A_D_P[14] 57 DP14_0
QSH_A_D_N[14] 59 DP14_1
QSH_A_D_P[15] 61 DP15_0
QSH_A_D_N[15] 63 DP15_1
QSH_A_D_P[16] 65 DP16_0
QSH_A_D_N[16] 67 DP16_1
QSH_A_D_P[17] 69 DP17_0
QSH_A_D_N[17] 71 DP17_1
QSH_A_D_P[18] 73 DP18_0
QSH_A_D_N[18] 75 DP18_1
QSH_A_CLK_P 77 DP19_0
QSH_A_CLK_N 79 DP19_1
DP20_0 2 QSH_B_D_P[0]
DP20_1 4 QSH_B_D_N[0]
DP21_0 6 QSH_B_D_P[1]
DP21_1 8 QSH_B_D_N[1]
DP22_0 10 QSH_B_D_P[2]
DP22_1 12 QSH_B_D_N[2]
DP23_0 14 QSH_B_D_P[3]
DP23_1 16 QSH_B_D_N[3]
DP24_0 18 QSH_B_D_P[4]
DP24_1 20 QSH_B_D_N[4]
DP25_0 22 QSH_B_D_P[5]
DP25_1 24 QSH_B_D_N[5]
DP26_0 26 QSH_B_D_P[6]
DP26_1 28 QSH_B_D_N[6]
DP27_0 30 QSH_B_D_P[7]
DP27_1 32 QSH_B_D_N[7]
DP28_0 34 QSH_B_D_P[8]
DP28_1 36 QSH_B_D_N[8]
DP29_0 38 QSH_B_D_P[9]
DP29_1 40 QSH_B_D_N[9]
DP30_0 42 QSH_B_D_P[10]
DP30_1 44 QSH_B_D_N[10]
DP31_0 46 QSH_B_D_P[11]
DP31_1 48 QSH_B_D_N[11]
DP32_0 50 QSH_B_D_P[12]
DP32_1 52 QSH_B_D_N[12]
DP33_0 54 QSH_B_D_P[13]
DP33_1 56 QSH_B_D_N[13]
DP34_0 58 QSH_B_D_P[14]
DP34_1 60 QSH_B_D_N[14]
DP35_0 62 QSH_B_D_P[15]
DP35_1 64 QSH_B_D_N[15]
DP36_0 66 QSH_B_D_P[16]
DP36_1 68 QSH_B_D_N[16]
DP37_0 70 QSH_B_D_P[17]
DP37_1 72 QSH_B_D_N[17]
DP38_0 74 QSH_B_D_P[18]
DP38_1 76 QSH_B_D_N[18]
DP39_0 78 QSH_B_CLK_P
DP39_1 80 QSH_B_CLK_N
GND1 81
GND2 82
GND3 83
GND4 84
GND5 85
GND6 86
GND7 87
GND8 88
MNT1 89
MNT2 90
QSH_A_D_P[18] F24 QSH_A_D_P[18]
QSH_A_D_N[18] E24 QSH_A_D_N[18]
QSH_A_D_P[17] F14 QSH_A_D_P[17]
QSH_A_D_N[17] F15 QSH_A_D_N[17]
QSH_A_D_P[16] D24 QSH_A_D_P[16]
QSH_A_D_N[16] E23 QSH_A_D_N[16]
QSH_A_D_P[15] G17 QSH_A_D_P[15]
QSH_A_D_N[15] F16 QSH_A_D_N[15]
QSH_A_D_P[14] E22 QSH_A_D_P[14]
QSH_A_D_N[14] F23 QSH_A_D_N[14]
QSH_A_D_P[13] F18 QSH_A_D_P[13]
QSH_A_D_N[13] G18 QSH_A_D_N[13]
QSH_A_D_P[12] D21 QSH_A_D_P[12]
QSH_A_D_N[12] D22 QSH_A_D_N[12]
QSH_A_D_P[11] F21 QSH_A_D_P[11]
QSH_A_D_N[11] G21 QSH_A_D_N[11]
QSH_A_D_P[10] E17 QSH_A_D_P[10]
QSH_A_D_N[10] E16 QSH_A_D_N[10]
QSH_A_D_P[9] D14 QSH_A_D_P[9]
QSH_A_D_N[9] E14 QSH_A_D_N[9]
QSH_A_D_P[8] G20 QSH_A_D_P[8]
QSH_A_D_N[8] F20 QSH_A_D_N[8]
QSH_A_D_P[7] D16 QSH_A_D_P[7]
QSH_A_D_N[7] D15 QSH_A_D_N[7]
QSH_A_D_P[6] E21 QSH_A_D_P[6]
QSH_A_D_N[6] D20 QSH_A_D_N[6]
QSH_A_D_P[5] C17 QSH_A_D_P[5]
QSH_A_D_N[5] D17 QSH_A_D_N[5]
QSH_A_D_P[4] E19 QSH_A_D_P[4]
QSH_A_D_N[4] F19 QSH_A_D_N[4]
QSH_A_D_P[3] C14 QSH_A_D_P[3]
QSH_A_D_N[3] C15 QSH_A_D_N[3]
QSH_A_D_P[2] B17 QSH_A_D_P[2]
QSH_A_D_N[2] A16 QSH_A_D_N[2]
QSH_A_D_P[1] A15 QSH_A_D_P[1]
QSH_A_D_N[1] A14 QSH_A_D_N[1]
QSH_A_D_P[0] B16 QSH_A_D_P[0]
QSH_A_D_N[0] B15 QSH_A_D_N[0]
QSH_A_CLK_P J20 QSH_A_CLK_P
QSH_A_CLK_N J21 QSH_A_CLK_N
VRP_5 D19 VRP_5
VRN_5 E18 VRN_5
B19 2V5_5
C16 2V5_5_1
F17 2V5_5_2
U12
BANKS=5, 6
QSH_B_D_P[18] AM17 QSH_B_D_P[18]
QSH_B_D_N[18] AN17 QSH_B_D_N[18]
QSH_B_D_P[17] AN15 QSH_B_D_P[17]
QSH_B_D_N[17] AP15 QSH_B_D_N[17]
QSH_B_D_P[16] AP16 QSH_B_D_P[16]
QSH_B_D_N[16] AP17 QSH_B_D_N[16]
QSH_B_D_P[15] AM15 QSH_B_D_P[15]
QSH_B_D_N[15] AM16 QSH_B_D_N[15]
QSH_B_D_P[14] AJ19 QSH_B_D_P[14]
QSH_B_D_N[14] AK19 QSH_B_D_N[14]
QSH_B_D_P[13] AK18 QSH_B_D_P[13]
QSH_B_D_N[13] AL18 QSH_B_D_N[13]
QSH_B_D_P[12] AL19 QSH_B_D_P[12]
QSH_B_D_N[12] AL20 QSH_B_D_N[12]
QSH_B_D_P[11] AL21 QSH_B_D_P[11]
QSH_B_D_N[11] AK21 QSH_B_D_N[11]
QSH_B_D_P[10] AK16 QSH_B_D_P[10]
QSH_B_D_N[10] AL16 QSH_B_D_N[10]
QSH_B_D_P[9] AJ16 QSH_B_D_P[9]
QSH_B_D_N[9] AJ15 QSH_B_D_N[9]
QSH_B_D_P[8] AJ21 QSH_B_D_P[8]
QSH_B_D_N[8] AJ20 QSH_B_D_N[8]
QSH_B_D_P[7] AL15 QSH_B_D_P[7]
QSH_B_D_N[7] AL14 QSH_B_D_N[7]
QSH_B_D_P[6] AK23 QSH_B_D_P[6]
QSH_B_D_N[6] AK22 QSH_B_D_N[6]
QSH_B_D_P[5] AJ14 QSH_B_D_P[5]
QSH_B_D_N[5] AK14 QSH_B_D_N[5]
QSH_B_D_P[4] AK24 QSH_B_D_P[4]
QSH_B_D_N[4] AL23 QSH_B_D_N[4]
QSH_B_D_P[3] AL13 QSH_B_D_P[3]
QSH_B_D_N[3] AK13 QSH_B_D_N[3]
QSH_B_D_P[2] AH23 QSH_B_D_P[2]
QSH_B_D_N[2] AJ22 QSH_B_D_N[2]
QSH_B_D_P[1] AK12 QSH_B_D_P[1]
QSH_B_D_N[1] AJ12 QSH_B_D_N[1]
QSH_B_D_P[0] AH24 QSH_B_D_P[0]
QSH_B_D_N[0] AJ24 QSH_B_D_N[0]
QSH_B_CLK_P J14 QSH_B_CLK_P
QSH_B_CLK_N H13 QSH_B_CLK_N
VRP_6 AJ17 VRP_6
VRN_6 AK17 VRN_6
2V5_6_2 AN16
2V5_6_1 AK15
2V5_6 AJ18
2V5_5
2V5_6
2V5
R394 100R
R395 100R
R393 100R
R392 100R
C696 100NF 10V
C695 100NF 10V
C694 100NF 10V
C699 100NF 10V
C698 100NF 10V
C697 100NF 10V

MGT_AVCC
MGT_AVCCPLL
MGT_AVTT
2V5
FB1 220@100M
FB2 220@100M
FB3 220@100M
FB4 220@100M
FB26 220@100M
C252 220NF 6.3V
C251 220NF 6.3V
C260 220NF 6.3V
C259 220NF 6.3V
C284 220NF 6.3V
GND
PLACEMENT: CLOSEST TO FPGA PIN
R104 10K
X1
DE
VCC
OUT
GND
JP4
CCLD-023-25-156.250 156.25MHZ
MGT_REFCLK_Q1_P
MGT_REFCLK_Q1_N
C237 10NF 25V
C238 10NF 25V
C239 10NF 25V
C240 10NF 25V
C242 10NF 25V
C241 10NF 25V
MGTAVCC_112 R3
MGTAVCC_112_1 R4
MGTAVCCPLL_112 T3
MGTAVTTRX_112 N3
MGT_112_REF_CLK_P P4
MGT_112_REF_CLK_N P3
MGTRX0_112_P N1
MGTRX0_112_N P1
MGTRX1_112_P T1
MGTRX1_112_N R1
U12
MGTAVCC_112
MGTAVCC_112_1
MGTAVCCPLL_112
MGTAVTTRX_112
MGT_112_REF_CLK_P
MGT_112_REF_CLK_N
MGTRX0_112_P
MGTRX0_112_N
MGTRX1_112_P
MGTRX1_112_N
MGTRREF V4 MGTRREF
MGTAVTTRXC V5 MGTAVTTRXC
MGTAVTTTX_112 M3 MGTAVTTTX_112
MGTAVTTTX_112_1 U3 MGTAVTTTX_112_1
MGTTX0_112_P M2 MGTTX0_112_P
MGTTX0_112_N N2 MGTTX0_112_N
MGTTX1_112_P U2 MGTTX1_112_P
MGTTX1_112_N T2 MGTTX1_112_N
R101 49.9R
MGT_AVTT
FB25 220@100M
FB5 220@100M
FB6 220@100M
C263 220NF 6.3V
C264 220NF 6.3V
C263 220NF 6.3V
PLACEMENT: CLOSEST TO FPGA PIN
P7
S1 DL0P
S2 DL0N
S3 DL1P
S4 DL1N
S5 DL2P
S6 DL2N
S7 DL3P
S8 DL3N
S10 SL0P
S15 SL0N
S14 SL1P
S13 SL1N
S12 SL2P
S11 SL2N
S16 SL3P
S9 SL3N
MGTRX0_114_P
MGTRX0_114_N
MGTRX1_114_P
MGTRX1_114_N
SIG_GND1 G1
SIG_GND2 G2
SIG_GND3 G3
SIG_GND4 G4
SIG_GND5 G5
SIG_GND6 G6
SIG_GND7 G7
SIG_GND8 G8
SIG_GND9 G9
SIG_GND10 G19
FCN-268F036-G/3DB
ODIS
FAULT
R103 10K
C251 10NF 6.3V
C252 10NF 6.3V
JP2
3V3
R102 150R
OPTICAL MODULE FAULT - RED LED
R107 5K1
R95 3K9
R100 6K8
R97 3K9
R99 6K8
R96 3K9
R98 3K9
C249 10NF 6.3V
C254 10NF 6.3V
U18 MAX9032AKA
U17 MAX9032AKA
U19 AND2 SN74AHC1G08DCKR
MGT_AVCC
MGT_AVCCPLL
MGT_AVTT
FB11 220@100M
FB12 220@100M
FB9 220@100M
FB10 220@100M
C270 220NF 6.3V
C269 220NF 6.3V
C268 220NF 6.3V
C267 220NF 6.3V
GND
PLACEMENT: CLOSEST TO FPGA PIN
MGTAVCC_114 AA3
MGTAVCC_114_1 AA4
MGTAVCCPLL_114 AB3
MGTAVTTRX_114 W3
MGT_114_REF_CLK_P NC Y4
MGT_114_REF_CLK_N NC Y3
MGTRX0_114_P W1
MGTRX0_114_N Y1
MGTRX1_114_P AB1
MGTRX1_114_N AA1
U12
MGTAVCC_114
MGTAVCC_114_1
MGTAVCCPLL_114
MGTAVTTRX_114
MGT_114_REF_CLK_P
MGT_114_REF_CLK_N
MGTRX0_114_P
MGTRX0_114_N
MGTRX1_114_P
MGTRX1_114_N
MGTAVTTTX_114 AC3 MGTAVTTTX_114
MGTAVTTTX_114_1 V3 MGTAVTTTX_114_1
MGTTX0_114_P V2 MGTTX0_114_P
MGTTX0_114_N W2 MGTTX0_114_N
MGTTX1_114_P AC2 MGTTX1_114_P
MGTTX1_114_N AB2 MGTTX1_114_N
MGTRREF FOR ENTIRE DEVICE
SWAP MGTRREF CONNECTION TO
CLOSEST MGTVTTTX PIN DURING PLACEMENT
MGT_AVTT
FB8 220@100M
FB7 220@100M
C265 220NF 6.3V
C266 220NF 6.3V
PLACEMENT: CLOSEST TO FPGA PIN
P7
S19 DL0P
S20 DL0N
S21 DL1P
S22 DL1N
S23 DL2P
S24 DL2N
S25 DL3P
S26 DL3N
S34 SL0P
S33 SL0N
S32 SL1P
S31 SL1N
S30 SL2P
S29 SL2N
S28 SL3P
S27 SL3N
MGTRX0_114_P
MGTRX0_114_N
MGTRX1_114_P
MGTRX1_114_N
SIG_GND1 G10
SIG_GND2 G11
SIG_GND3 G12
SIG_GND4 G13
SIG_GND5 G14
SIG_GND6 G15
SIG_GND7 G16
SIG_GND8 G17
SIG_GND9 G18
SIG_GND10 G19
FCN-268F036-G/3DB
ODIS
FAULT
R104 10K
C255 10NF 6.3V
C253 10NF 6.3V
JP3
3V3
R108 5K1
R100 6K8
C254 10NF 6.3V
U20 AND2 SN74AHC1G08DCKR
MAX9032AKA
MGT_AVCC
MGT_AVCCPLL
MGT_AVTT
FB17 220@100M
FB18 220@100M
FB15 220@100M
FB16 220@100M
C277 220NF 6.3V
C276 220NF 6.3V
C275 220NF 6.3V
C272 220NF 6.3V
GND
PLACEMENT: CLOSEST TO FPGA PIN
C243 10NF 25V
C244 10NF 25V
C245 10NF 25V
C246 10NF 25V
MGTAVCC_116 J3
MGTAVCC_116_1 J4
MGTAVCCPLL_116 K3
MGTAVTTRX_116 G3
MGT_116_REF_CLK_P NC H4
MGT_116_REF_CLK_N NC H3
MGTRX0_116_P G1
MGTRX0_116_N H1
MGTRX1_116_P K1
MGTRX1_116_N J1
U12
MGTAVCC_116
MGTAVCC_116_1
MGTAVCCPLL_116
MGTAVTTRX_116
MGT_116_REF_CLK_P
MGT_116_REF_CLK_N
MGTRX0_116_P
MGTRX0_116_N
MGTRX1_116_P
MGTRX1_116_N
MGTAVTTTX_116_1 L3 MGTAVTTTX_116_1
MGTAVTTTX_116 F3 MGTAVTTTX_116
MGTTX0_116_P F2 MGTTX0_116_P
MGTTX0_116_N G2 MGTTX0_116_N
MGTTX1_116_P L2 MGTTX1_116_P
MGTTX1_116_N K2 MGTTX1_116_N
MGT_AVTT
FB14 220@100M
FB13 220@100M
C273 220NF 6.3V
C274 220NF 6.3V
PLACEMENT: CLOSEST TO FPGA PIN
P7
S19 DL0P
S20 DL0N
S21 DL1P
S22 DL1N
S23 DL2P
S24 DL2N
S25 DL3P
S26 DL3N
S34 SL0P
S33 SL0N
S32 SL1P
S31 SL1N
S30 SL2P
S29 SL2N
S28 SL3P
S27 SL3N
MGTRX0_114_P
MGTRX0_114_N
MGTRX1_114_P
MGTRX1_114_N
SIG_GND1 G10
SIG_GND2 G11
SIG_GND3 G12
SIG_GND4 G13
SIG_GND5 G14
SIG_GND6 G15
SIG_GND7 G16
SIG_GND8 G17
SIG_GND9 G18
SIG_GND10 G19
FCN-268F036-G/3DB
ODIS
FAULT
R105 10K
C255 10NF 6.3V
C253 10NF 6.3V
JP3
3V3
R108 5K1
R100 6K8
C254 10NF 6.3V
U20 AND2 SN74AHC1G08DCKR
MAX9032AKA
MGT_AVCC
MGT_AVCCPLL
MGT_AVTT
FB22 220@100M
FB21 220@100M
FB24 220@100M
FB23 220@100M
C280 220NF 6.3V
C281 220NF 6.3V
C271 220NF 6.3V
C282 220NF 6.3V
GND
PLACEMENT: CLOSEST TO FPGA PIN
MGTAVCC_118 AG3
MGTAVCC_118_1 AG4
MGTAVCCPLL_118 AH3
MGTAVTTRX_118 AE3
MGT_118_REF_CLK_P NC AF4
MGT_118_REF_CLK_N NC AF3
MGTRX0_118_P AE1
MGTRX0_118_N AF1
MGTRX1_118_P AH1
MGTRX1_118_N AG1
U12
MGTAVCC_118
MGTAVCC_118_1
MGTAVCCPLL_118
MGTAVTTRX_118
MGT_118_REF_CLK_P
MGT_118_REF_CLK_N
MGTRX0_118_P
MGTRX0_118_N
MGTRX1_118_P
MGTRX1_118_N
MGTAVTTTX_118_1 AJ3 MGTAVTTTX_118_1
MGTAVTTTX_118 AD3 MGTAVTTTX_118
MGTTX0_118_P AD2 MGTTX0_118_P
MGTTX0_118_N AE2 MGTTX0_118_N
MGTTX1_118_P AJ2 MGTTX1_118_P
MGTTX1_118_N AH2 MGTTX1_118_N
MGT_AVTT
FB19 220@100M
FB20 220@100M
C279 220NF 6.3V
C278 220NF 6.3V
PLACEMENT: CLOSEST TO FPGA PIN
P7
S19 DL0P
S20 DL0N
S21 DL1P
S22 DL1N
S23 DL2P
S24 DL2N
S25 DL3P
S26 DL3N
S34 SL0P
S33 SL0N
S32 SL1P
S31 SL1N
S30 SL2P
S29 SL2N
S28 SL3P
S27 SL3N
MGTRX0_114_P
MGTRX0_114_N
MGTRX1_114_P
MGTRX1_114_N
SIG_GND1 G10
SIG_GND2 G11
SIG_GND3 G12
SIG_GND4 G13
SIG_GND5 G14
SIG_GND6 G15
SIG_GND7 G16
SIG_GND8 G17
SIG_GND9 G18
SIG_GND10 G19
FCN-268F036-G/3DB
ODIS
FAULT
R106 10K
C256 10NF 6.3V
C258 100NF 6.3V
C286 4.7UF 16V
C248 22UF 16V
U16 TPS2031D
R110 10K
R109 10K
C250 10NF 6.3V
C257 100NF 6.3V
C285 4.7UF 16V
C247 22UF 16V
U15 TPS2031D

MGT_AVCC
MGT_AVCCPLL
MGT_AVTT
FB27 220@100M
FB28 220@100M
FB29 220@100M
FB30 220@100M
C351 220NF 6.3V
C360 220NF 6.3V
C359 220NF 6.3V
C350 220NF 6.3V
GND
PLACEMENT: CLOSEST TO FPGA PIN
2V5
FB51 220@100M
C382 220NF 6.3V
R374 10K
X2
OE
VCC
OUT+
OUT-
MGT_REFCLK_Q2_P
MGT_REFCLK_Q2_N
JP23 156.25MHZ
CCLD-023-25-156.250
C336 10NF 25V
C337 10NF 25V
C338 10NF 25V
C339 10NF 25V
C341 10NF 25V
C340 10NF 25V
MGTAVCC_120 D5
MGTAVCC_120_1 F4
MGTAVCCPLL_120 D3
MGTAVTTRX_120 C3
MGT_120_REF_CLK_P E4
MGT_120_REF_CLK_N D4
MGTRX0_120_P A3
MGTRX0_120_N A2
MGTRX1_120_P D1
MGTRX1_120_N C1
U12
MGTAVCC_120
MGTAVCC_120_1
MGTAVCCPLL_120
MGTAVTTRX_120
MGT_120_REF_CLK_P
MGT_120_REF_CLK_N
MGTRX0_120_P
MGTRX0_120_N
MGTRX1_120_P
MGTRX1_120_N
MGTAVTTTX_120_1 E3
MGTAVTTTX_120 C4
MGTTX0_120_P B4
MGTTX0_120_N B3
MGTTX1_120_P E2
MGTTX1_120_N D2
MGTAVTTTX_120_1
MGTAVTTTX_120
FB31 220@100M
FB32 220@100M
C353 220NF 6.3V
C362 220NF 6.3V
MGTTX0_120_P
MGTTX0_120_N
MGTTX1_120_P
MGTTX1_120_N
P7
S39 DL0P
S40 DL0N
S41 DL1P
S42 DL1N
S43 DL2P
S44 DL2N
S45 DL3P
S46 DL3N
S54 SL0P
S53 SL0N
S52 SL1P
S51 SL1N
S50 SL2P
S49 SL2N
S48 SL3P
S47 SL3N
FCN-268F036-G/3DB
SIG_GND1 G20
SIG_GND2 G21
SIG_GND3 G22
SIG_GND4 G23
SIG_GND5 G24
SIG_GND6 G25
SIG_GND7 G26
SIG_GND8 G27
SIG_GND9 G28
SIG_GND10 G19
ODIS
FAULT
R171 10K
C349 10NF 6.3V
3V3
R170 150R
OPTICAL MODULE FAULT - RED LED
JP21
C351 10NF 6.3V
R175 5K1
R165 3K9
U28
MAX9032AKA
R168 6K8
U27
MAX9032AKA
C350 10NF 6.3V
R164 3K9
U29
AND2
SN74AHC1G08DCKR
Q 4
1 A
2 B
U25
TPS2031D
IN1
IN2
EN
OUT1
OUT2
OUT3
OC
NC
GND
R177 10K
C348 10NF 6.3V
C356 100NF 6.3V
C383 4.7UF 16V
C346 22UF 16V
MGT_AVCC
MGT_AVCCPLL
MGT_AVTT
FB37 220@100M
FB38 220@100M
FB35 220@100M
FB36 220@100M
C369 220NF 6.3V
C368 220NF 6.3V
C357 220NF 6.3V
C364 220NF 6.3V
GND
PLACEMENT: CLOSEST TO FPGA PIN
MGTAVCC_122 AJ4
MGTAVCC_122_1 AK5
MGTAVCCPLL_122 AM4
MGTAVTTRX_122 AL3
MGT_122_REF_CLK_P AL5
MGT_122_REF_CLK_N AL4
MGTRX0_122_P AL1
MGTRX0_122_N AM1
MGTRX1_122_P AP3
MGTRX1_122_N AP2
U12
MGTAVCC_122
MGTAVCC_122_1
MGTAVCCPLL_122
MGTAVTTRX_122
MGT_122_REF_CLK_P
MGT_122_REF_CLK_N
MGTRX0_122_P
MGTRX0_122_N
MGTRX1_122_P
MGTRX1_122_N
MGTAVTTTX_122_1 AM3
MGTAVTTTX_122 AK3
MGTTX0_122_P AK2
MGTTX0_122_N AL2
MGTTX1_122_P AN4
MGTTX1_122_N AN3
MGTAVTTTX_122_1
MGTAVTTTX_122
FB34 220@100M
FB33 220@100M
C364 220NF 6.3V
C365 220NF 6.3V
MGTTX0_122_P
MGTTX0_122_N
MGTTX1_122_P
MGTTX1_122_N
MGT_AVCC
MGT_AVCCPLL
MGT_AVTT
FB43 220@100M
FB44 220@100M
FB41 220@100M
FB42 220@100M
C376 220NF 6.3V
C375 220NF 6.3V
C374 220NF 6.3V
C371 220NF 6.3V
GND
PLACEMENT: CLOSEST TO FPGA PIN
C342 10NF 25V
C343 10NF 25V
C344 10NF 25V
C345 10NF 25V
MGTAVCC_124 C7
MGTAVCC_124_1 D7
MGTAVCCPLL_124 C6
MGTAVTTRX_124 C9
MGT_124_REF_CLK_P D8
MGT_124_REF_CLK_N C8
MGTRX0_124_P A9
MGTRX0_124_N A8
MGTRX1_124_P A6
MGTRX1_124_N A7
U12
MGTAVCC_124
MGTAVCC_124_1
MGTAVCCPLL_124
MGTAVTTRX_124
MGT_124_REF_CLK_P
MGT_124_REF_CLK_N
MGTRX0_124_P
MGTRX0_124_N
MGTRX1_124_P
MGTRX1_124_N
MGTAVTTTX_124_1 C5
MGTAVTTTX_124 C10
MGTTX0_124_P B10
MGTTX0_124_N B9
MGTTX1_124_P B5
MGTTX1_124_N B6
MGTAVTTTX_124_1
MGTAVTTTX_124
FB40 220@100M
FB39 220@100M
C372 220NF 6.3V
C373 220NF 6.3V
MGTTX0_124_P
MGTTX0_124_N
MGTTX1_124_P
MGTTX1_124_N
P7
S57 DL0P
S58 DL0N
S59 DL1P
S60 DL1N
S61 DL2P
S62 DL2N
S63 DL3P
S64 DL3N
S72 SL0P
S71 SL0N
S70 SL1P
S69 SL1N
S68 SL2P
S67 SL2N
S66 SL3P
S65 SL3N
FCN-268F036-G/3DB
SIG_GND1 G29
SIG_GND2 G30
SIG_GND3 G31
SIG_GND4 G32
SIG_GND5 G33
SIG_GND6 G34
SIG_GND7 G35
SIG_GND8 G36
SIG_GND9 G37
SIG_GND10 G19
ODIS
FAULT
R172 10K
C354 10NF 6.3V
3V3
R173 150R
OPTICAL MODULE FAULT - RED LED
JP22
C352 10NF 6.3V
R176 5K1
R166 3K9
U28
MAX9032AKA
R169 6K8
U27
MAX9032AKA
C353 10NF 6.3V
R167 3K9
U30
AND2
SN74AHC1G08DCKR
Q 4
1 A
2 B
U26
TPS2031D
IN1
IN2
EN
OUT1
OUT2
OUT3
OC
NC
GND
R178 10K
C355 10NF 6.3V
C357 100NF 6.3V
C384 4.7UF 16V
C347 22UF 16V


3V3
1V8
MGT_AVCCPLL
U23
TPS74401RGWT
R111
10K
C291
1000UF
C295
10UF
C296
15NF
R113
1K8
R112
3K6
C287
330UF
C294
10UF
C293
1UF
50V
GND
MGT_AVCCPLL_EN
IN0
IN1
IN2
IN3
BIAS
EN
SS
OUT0
OUT1
OUT2
OUT3
FB
PG
NC0
NC1
NC2
NC3
NC4
NC5
TH_GND
GND
VOUT=0.8(1+R1/R2)
VOUT=1.2V => R1/R2 = 0.5
R2 <= 4.99KOHM
MGT_AVCCPLL_PG


3V3
1V8
MGT_AVCC
U24
TPS74401RGWT
R117
10K
C290
1000UF
C303
10UF
C304
15NF
R1
R110
1K8
R2
R110
3K6
C289
330UF
C302
10UF
C301
1UF
50V
GND
MGT_AVCC_EN
IN0
IN1
IN2
IN3
BIAS
EN
SS
OUT0
OUT1
OUT2
OUT3
FB
PG
NC0
NC1
NC2
NC3
NC4
NC5
TH_GND
VOUT=0.8(1+R1/R2)
VOUT=1V => R1/R2 = 0.25
R2 <= 4.99KOHM
MGT_AVCC_PG


3V3
1V8
MGT_AVTT
U22
TPS74401RGWT
R116
10K
C292
1000UF
C298
10UF
C297
15NF
R114
1K8
R115
3K6
C288
330UF
C299
10UF
C300
1UF
50V
GND
MGT_AVTTX_EN
IN0
IN1
IN2
IN3
BIAS
EN
SS
OUT0
OUT1
OUT2
OUT3
FB
PG
NC0
NC1
NC2
NC3
NC4
NC5
TH_GND
VOUT=0.8(1+R1/R2)
VOUT=1.2V => R1/R2 = 0.5
R2 <= 4.99KOHM
MGT_AVTTX_PG


DO NOT SHORT
SELECT EITHER 1V8(QDR11+) OR 1V8(QDR11)
JP40
1V8
VDDQ_QDR2_BV0_1
VTT_QDR_BV0_1
QDR2P_POWER
U40
VDD_QDR2_BV0_1
VDDQ_QDR2_BV0_1
QDR2P_CTRL_DATA
QDR2P_2.4_BMX18
QDR2P_JTAG
QDR2_BV0_1_C_N_COMPAT
QDR2_BV0_1_DLL_OFF
QDR2_BV0_1_SYS_RST_N
QDR2_BV0_1_TDO
QDR2_TDI
QDR2_TMS
QDR2_TCK
U12
BANKS=23, 19
U39
VTT_QDR_BV0_1
VREF_QDR_BV0_1
VDDQ_QDR2_BV0_1
5V
1V8
GND
RP42
RP41
RP40
RP39
RP38
RP37
RP36
RP35
RP34
RP33
RP32
5IR
NC
QDR2_BV0_1_SA[0]
QDR2_BV0_1_SA[1]
QDR2_BV0_1_SA[2]
QDR2_BV0_1_SA[3]
QDR2_BV0_1_SA[4]
QDR2_BV0_1_SA[5]
QDR2_BV0_1_SA[6]
QDR2_BV0_1_SA[7]
QDR2_BV0_1_SA[8]
QDR2_BV0_1_SA[9]
QDR2_BV0_1_SA[10]
QDR2_BV0_1_SA[11]
QDR2_BV0_1_SA[12]
QDR2_BV0_1_SA[13]
QDR2_BV0_1_SA[14]
QDR2_BV0_1_SA[15]
QDR2_BV0_1_SA[16]
QDR2_BV0_1_SA[17]
QDR2_BV0_1_SA[18]
QDR2_BV0_1_SA[19]
QDR2_BV0_1_SA[20]
QDR2_BV0_1_SA[21]
QDR2_BV0_1_C_N_COMPAT
QDR2_BV0_1_QVLD
QDR2_BV0_1_BW
QDR2_BV0_1_K
QDR2_BV0_1_D[0]
QDR2_BV0_1_D[1]
QDR2_BV0_1_D[2]
QDR2_BV0_1_D[3]
QDR2_BV0_1_D[4]
QDR2_BV0_1_D[5]
QDR2_BV0_1_D[6]
QDR2_BV0_1_D[7]
QDR2_BV0_1_D[8]
QDR2_BV0_1_D[9]
QDR2_BV0_1_D[10]
QDR2_BV0_1_D[11]
QDR2_BV0_1_D[12]
QDR2_BV0_1_D[13]
QDR2_BV0_1_D[14]
QDR2_BV0_1_D[15]
QDR2_BV0_1_D[16]
QDR2_BV0_1_D[17]
QDR2_BV0_1_Q[0]
QDR2_BV0_1_Q[1]
QDR2_BV0_1_Q[2]
QDR2_BV0_1_Q[3]
QDR2_BV0_1_Q[4]
QDR2_BV0_1_Q[5]
QDR2_BV0_1_Q[6]
QDR2_BV0_1_Q[7]
QDR2_BV0_1_Q[8]
QDR2_BV0_1_Q[9]
QDR2_BV0_1_Q[10]
QDR2_BV0_1_Q[11]
QDR2_BV0_1_Q[12]
QDR2_BV0_1_Q[13]
QDR2_BV0_1_Q[14]
QDR2_BV0_1_Q[15]
QDR2_BV0_1_Q[16]
QDR2_BV0_1_Q[17]
QDR2_BV0_1_SYS_RST_N
QDR2_BV0_1_DLL_OFF
QDR2_BV0_1_TDO
QDR2_BV0_1_SA[0]
QDR2_BV0_1_SA[1]
QDR2_BV0_1_SA[2]
QDR2_BV0_1_SA[3]
QDR2_BV0_1_SA[4]
QDR2_BV0_1_SA[5]
QDR2_BV0_1_SA[6]
QDR2_BV0_1_SA[7]
QDR2_BV0_1_SA[8]
QDR2_BV0_1_SA[9]
QDR2_BV0_1_SA[10]
QDR2_BV0_1_SA[11]
QDR2_BV0_1_SA[12]
QDR2_BV0_1_SA[13]
QDR2_BV0_1_SA[14]
QDR2_BV0_1_SA[15]
QDR2_BV0_1_SA[16]
QDR2_BV0_1_SA[17]
QDR2_BV0_1_SA[18]
QDR2_BV0_1_SA[19]
QDR2_BV0_1_SA[20]
QDR2_BV0_1_SA[21]
QDR2_BV0_1_C_N_COMPAT
QDR2_BV0_1_QVLD
QDR2_BV0_1_K_P
QDR2_BV0_1_K_N
QDR2_BV0_1_CQ_P
QDR2_BV0_1_CQ_N
QDR2_BV0_1_R
QDR2_BV0_1_W
QDR2_BV0_1_BW
QDR2_BV0_1_K
QDR2_BV0_1_CAL_DONE
QDR2_BV0_1_COMPARE_ERROR
VTT_QDR_BV0_1
VREF_QDR_BV0_1
VDDQ_QDR2_BV0_1
5V
1V8
GND
VTTREF
VTTSNS
VDDQSNS
VLDOIN
VIN
SS
S3
S2
S1
VTT
VREF
VRP_23
VRN_23
49.9R
1%
100R
10K
1V8_19
1V8_19_1
1V8_19_2
1V8_23
1V8_23_1
1V8_23_2
0V75_0
0V75_0_1
0V75_0_2
0V75_0_3
100nF
10uF
22uF
25V
10V
5V
3.3V
2.5V
1.8V
1.5V
1.2V
0.9V
0.75V


ZDOK1_CLK0_P L19 ZDOK1_CLK0_P
ZDOK1_CLK0_N K19 ZDOK1_CLK0_N
ZDOK1_CLK1_P H14 ZDOK1_CLK1_P
ZDOK1_CLK1_N H15 ZDOK1_CLK1_N
2V5_18
R387 100R
R386 100R
VRP_18 AG6 VRP_18
VRN_18 AH5 VRN_18
2V5_22
R388 100R
R389 100R
VRP_22_GPIOLVC25 AE9 VRP_22_GPIOLVC25
VRN_22_GPIOLVC25 AF8 VRN_22_GPIOLVC25
2V5
C544 100NF 10V
C545 100NF 10V
C546 100NF 10V
AB9 2V5_18
AC6 2V5_18_1
W8 2V5_18_2
AF7 2V5_22
AH11 2V5_22_1
AJ8 2V5_22_2
2V5
C549 100NF 10V
C548 100NF 10V
C547 100NF 10V
ZDOK1_DP_P[37] AG10 ZDOK1_DP_P[37]
ZDOK1_DP_N[37] AG11 ZDOK1_DP_N[37]
ZDOK1_DP_P[36] AG8 ZDOK1_DP_P[36]
ZDOK1_DP_N[36] AH8 ZDOK1_DP_N[36]
ZDOK1_DP_P[35] AH9 ZDOK1_DP_P[35]
ZDOK1_DP_N[35] AH10 ZDOK1_DP_N[35]
ZDOK1_DP_P[34] AF11 ZDOK1_DP_P[34]
ZDOK1_DP_N[34] AE11 ZDOK1_DP_N[34]
ZDOK1_DP_P[33] AJ9 ZDOK1_DP_P[33]
ZDOK1_DP_N[33] AJ10 ZDOK1_DP_N[33]
ZDOK1_DP_P[32] AF9 ZDOK1_DP_P[32]
ZDOK1_DP_N[32] AF10 ZDOK1_DP_N[32]
ZDOK1_DP_P[31] AK8 ZDOK1_DP_P[31]
ZDOK1_DP_N[31] AK9 ZDOK1_DP_N[31]
ZDOK1_DP_P[30] AK11 ZDOK1_DP_P[30]
ZDOK1_DP_N[30] AJ11 ZDOK1_DP_N[30]
ZDOK1_DP_P[29] AD10 ZDOK1_DP_P[29]
ZDOK1_DP_N[29] AD11 ZDOK1_DP_N[29]
ZDOK1_DP_P[28] AE8 ZDOK1_DP_P[28]
ZDOK1_DP_N[28] AD9 ZDOK1_DP_N[28]
ZDOK1_DP_P[27] AL11 ZDOK1_DP_P[27]
ZDOK1_DP_N[27] AL10 ZDOK1_DP_N[27]
ZDOK1_DP_P[26] AC10 ZDOK1_DP_P[26]
ZDOK1_DP_N[26] AC9 ZDOK1_DP_N[26]
ZDOK1_DP_P[25] AM12 ZDOK1_DP_P[25]
ZDOK1_DP_N[25] AM11 ZDOK1_DP_N[25]
ZDOK1_DP_P[24] AC8 ZDOK1_DP_P[24]
ZDOK1_DP_N[24] AB8 ZDOK1_DP_N[24]
ZDOK1_DP_P[23] AP12 ZDOK1_DP_P[23]
ZDOK1_DP_N[23] AN12 ZDOK1_DP_N[23]
ZDOK1_DP_P[22] AA8 ZDOK1_DP_P[22]
ZDOK1_DP_N[22] AA9 ZDOK1_DP_N[22]
ZDOK1_DP_P[21] AN13 ZDOK1_DP_P[21]
ZDOK1_DP_N[21] AM13 ZDOK1_DP_N[21]
ZDOK1_DP_P[20] AB10 ZDOK1_DP_P[20]
ZDOK1_DP_N[20] AA10 ZDOK1_DP_N[20]
ZDOK1_DP_P[19] AN14 ZDOK1_DP_P[19]
ZDOK1_DP_N[19] AP14 ZDOK1_DP_N[19]
ZDOK1_DP_P[18] V10 ZDOK1_DP_P[18]
ZDOK1_DP_N[18] V9 ZDOK1_DP_N[18]
ZDOK1_DP_P[17] AK7 ZDOK1_DP_P[17]
ZDOK1_DP_N[17] AK6 ZDOK1_DP_N[17]
ZDOK1_DP_P[16] V8 ZDOK1_DP_P[16]
ZDOK1_DP_N[16] U8 ZDOK1_DP_N[16]
ZDOK1_DP_P[15] AJ7 ZDOK1_DP_P[15]
ZDOK1_DP_N[15] AJ6 ZDOK1_DP_N[15]
ZDOK1_DP_P[14] W10 ZDOK1_DP_P[14]
ZDOK1_DP_N[14] W9 ZDOK1_DP_N[14]
ZDOK1_DP_P[13] AH7 ZDOK1_DP_P[13]
ZDOK1_DP_N[13] AG7 ZDOK1_DP_N[13]
ZDOK1_DP_P[12] Y11 ZDOK1_DP_P[12]
ZDOK1_DP_N[12] W11 ZDOK1_DP_N[12]
ZDOK1_DP_P[11] W7 ZDOK1_DP_P[11]
ZDOK1_DP_N[11] V7 ZDOK1_DP_N[11]
ZDOK1_DP_P[10] AG5 ZDOK1_DP_P[10]
ZDOK1_DP_N[10] AF5 ZDOK1_DP_N[10]
ZDOK1_DP_P[9] AE7 ZDOK1_DP_P[9]
ZDOK1_DP_N[9] AF6 ZDOK1_DP_N[9]
ZDOK1_DP_P[8] W6 ZDOK1_DP_P[8]
ZDOK1_DP_N[8] Y6 ZDOK1_DP_N[8]
ZDOK1_DP_P[7] AD6 ZDOK1_DP_P[7]
ZDOK1_DP_N[7] AE6 ZDOK1_DP_N[7]
ZDOK1_DP_P[6] AA6 ZDOK1_DP_P[6]
ZDOK1_DP_N[6] Y7 ZDOK1_DP_N[6]
ZDOK1_DP_P[5] AD4 ZDOK1_DP_P[5]
ZDOK1_DP_N[5] AD5 ZDOK1_DP_N[5]
ZDOK1_DP_P[4] Y8 ZDOK1_DP_P[4]
ZDOK1_DP_N[4] Y9 ZDOK1_DP_N[4]
ZDOK1_DP_P[3] AC7 ZDOK1_DP_P[3]
ZDOK1_DP_N[3] AD7 ZDOK1_DP_N[3]
ZDOK1_DP_P[2] AA5 ZDOK1_DP_P[2]
ZDOK1_DP_N[2] AB5 ZDOK1_DP_N[2]
ZDOK1_DP_P[1] AB6 ZDOK1_DP_P[1]
ZDOK1_DP_N[1] AB7 ZDOK1_DP_N[1]
ZDOK1_DP_P[0] AC4 ZDOK1_DP_P[0]
ZDOK1_DP_N[0] AC5 ZDOK1_DP_N[0]
U12
BANKS=18, 22
5V0
C551 1UF 16V
C550 100NF 10V
3V3
C553 1UF 16V
C552 100NF 10V
2V5
C554 1UF 16V
C555 100NF 10V
1V8
C557 1UF 16V
C556 100NF 10V
P10
W1 X1 Y1 Z1 W2 X2 Y2 Z2 W3 X3 Y3 Z3 W4 X4 Y4 Z4 W5 X5 Y5 Z5 W6 X6 Y6 Z6
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 E1 E2 E3 E4 E5 E6 E7 E8 E9 E10 E11 E12 E13 E14 E15 E16 E17 E18 E19 E20
6367550-5
ZDOK49
ZDOK1_DP_P[0] ZDOK1_DP_N[0] ZDOK1_DP_P[1] ZDOK1_DP_N[1] ZDOK1_DP_P[2] ZDOK1_DP_N[2] ZDOK1_DP_P[3] ZDOK1_DP_N[3] ZDOK1_DP_P[4] ZDOK1_DP_N[4] ZDOK1_DP_P[5] ZDOK1_DP_N[5] ZDOK1_DP_P[6] ZDOK1_DP_N[6] ZDOK1_DP_P[7] ZDOK1_DP_N[7] ZDOK1_DP_P[8] ZDOK1_DP_N[8] ZDOK1_DP_P[9] ZDOK1_DP_N[9] ZDOK1_DP_P[10] ZDOK1_DP_N[10] ZDOK1_DP_P[11] ZDOK1_DP_N[11] ZDOK1_DP_P[12] ZDOK1_DP_N[12] ZDOK1_DP_P[13] ZDOK1_DP_N[13] ZDOK1_DP_P[14] ZDOK1_DP_N[14] ZDOK1_DP_P[15] ZDOK1_DP_N[15] ZDOK1_DP_P[16] ZDOK1_DP_N[16] ZDOK1_DP_P[17] ZDOK1_DP_N[17] ZDOK1_DP_P[18] ZDOK1_DP_N[18] ZDOK1_DP_P[19] ZDOK1_DP_N[19]
P10
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20
C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20 F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15 F16 F17 F18 F19 F20
ZDOK1_DP_P[20] ZDOK1_DP_N[20] ZDOK1_DP_P[21] ZDOK1_DP_N[21] ZDOK1_DP_P[22] ZDOK1_DP_N[22] ZDOK1_DP_P[23] ZDOK1_DP_N[23] ZDOK1_DP_P[24] ZDOK1_DP_N[24] ZDOK1_DP_P[25] ZDOK1_DP_N[25] ZDOK1_DP_P[26] ZDOK1_DP_N[26] ZDOK1_DP_P[27] ZDOK1_DP_N[27] ZDOK1_DP_P[28] ZDOK1_DP_N[28] ZDOK1_DP_P[29] ZDOK1_DP_N[29] ZDOK1_DP_P[30] ZDOK1_DP_N[30] ZDOK1_DP_P[31] ZDOK1_DP_N[31] ZDOK1_DP_P[32] ZDOK1_DP_N[32] ZDOK1_DP_P[33] ZDOK1_DP_N[33] ZDOK1_DP_P[34] ZDOK1_DP_N[34] ZDOK1_DP_P[35] ZDOK1_DP_N[35] ZDOK1_DP_P[36] ZDOK1_DP_N[36] ZDOK1_DP_P[37] ZDOK1_DP_N[37]
ZDOK1_CLK0_P ZDOK1_CLK0_N ZDOK1_CLK1_P ZDOK1_CLK1_N
6367550-5

1V8
C550 100NF 10V
C559 100NF 10V
C560 100NF 10V
GND
1V8
C561 100NF 10V
C562 100NF 10V
C563 100NF 10V
GND
1V8
C566 100NF 10V
C565 100NF 10V
C564 100NF 10V
GND
1V8
C569 100NF 10V
C568 100NF 10V
C567 100NF 10V
GND
1V8
AM26 AL22 AK25 AM29 AL32 AJ28 AM31 AE30 AU33 W28 AB29 AA32
1V8_25_2 1V8_25_1 1V8_25 1V8_21_2 1V8_21_1 1V8_21 1V8_17_2 1V8_17_1 1V8_17 1V8_13_2 1V8_13_1 1V8_13
DDR2_A[15] AP22 DDR2_A[15]
DDR2_A[14] AM18 DDR2_A[14]
DDR2_A[13] AN18 DDR2_A[13]
DDR2_A[12] AM22 DDR2_A[12]
DDR2_A[11] AN22 DDR2_A[11]
DDR2_A[10] AP20 DDR2_A[10]
DDR2_A[9] AN20 DDR2_A[9]
DDR2_A[8] AN23 DDR2_A[8]
DDR2_A[7] AD26 DDR2_A[7]
DDR2_A[6] AC24 DDR2_A[6]
DDR2_A[5] AC25 DDR2_A[5]
DDR2_A[4] AE26 DDR2_A[4]
DDR2_A[3] AE27 DDR2_A[3]
DDR2_A[2] AF26 DDR2_A[2]
DDR2_A[1] AF25 DDR2_A[1]
DDR2_A[0] AG27 DDR2_A[0]
DDR2_BA[2] AD29 DDR2_BA[2]
DDR2_BA[1] AE29 DDR2_BA[1]
DDR2_BA[0] AF31 DDR2_BA[0]
DDR2_CS_N_0 AF30 DDR2_CS_N_0
DDR2_CS_N_1 AC30 DDR2_CS_N_1
DDR2_CAS_N AK31 DDR2_CAS_N
DDR2_RAS_N AJ31 DDR2_RAS_N
DDR2_DQS_8 AM26 DDR2_DQS_8
DDR2_DQS_N_8 AL26 DDR2_DQS_N_8
DDR2_DQS_7 AN25 DDR2_DQS_7
DDR2_DQS_N_7 AM25 DDR2_DQS_N_7
DDR2_DQS_6 AK29 DDR2_DQS_6
DDR2_DQS_N_6 AJ29 DDR2_DQS_N_6
DDR2_DQS_5 AK26 DDR2_DQS_5
DDR2_DQS_N_5 AJ27 DDR2_DQS_N_5
DDR2_DQS_4 AB31 DDR2_DQS_4
DDR2_DQS_N_4 AA31 DDR2_DQS_N_4
DDR2_DQS_3 Y28 DDR2_DQS_3
DDR2_DQS_N_3 Y29 DDR2_DQS_N_3
DDR2_DQS_2 AH34 DDR2_DQS_2
DDR2_DQS_N_2 AJ34 DDR2_DQS_N_2
DDR2_DQS_1 AF34 DDR2_DQS_1
DDR2_DQS_N_1 AE34 DDR2_DQS_N_1
DDR2_DQS_0 AF33 DDR2_DQS_0
DDR2_DQS_N_0 AE33 DDR2_DQS_N_0
DDR2_DM[8] AL25 DDR2_DM[8]
DDR2_DM[7] AP26 DDR2_DM[7]
DDR2_DM[6] AH27 DDR2_DM[6]
DDR2_DM[5] AK28 DDR2_DM[5]
DDR2_DM[4] AA29 DDR2_DM[4]
DDR2_DM[3] AB30 DDR2_DM[3]
DDR2_DM[2] AJ32 DDR2_DM[2]
DDR2_DM[1] AK34 DDR2_DM[1]
DDR2_DM[0] AD32 DDR2_DM[0]
DDR2_CK_2_P AH29 DDR2_CK_2_P
DDR2_CK_2_N AG30 DDR2_CK_2_N
DDR2_CK_1_N AE31 DDR2_CK_1_N
DDR2_CK_1_P AD31 DDR2_CK_1_P
DDR2_CK_0_P AD24 DDR2_CK_0_P
DDR2_CK_0_N AE24 DDR2_CK_0_N
DDR2_CKE_2 AK33 DDR2_CKE_2
DDR2_CKE_1 AK32 DDR2_CKE_1
DDR2_CKE_0 AH30 DDR2_CKE_0
DDR2_ODT_1 AE32 DDR2_ODT_1
DDR2_ODT_0 AJ30 DDR2_ODT_0
DDR2_WE_N AF29 DDR2_WE_N
DDR2_ERROR AP19 DDR2_ERROR
DDR2_PHY_INIT_DONE AN19 DDR2_PHY_INIT_DONE
DDR2_RESET_N AP21 DDR2_RESET_N
VRP_13 VRN_13
1V8_13
U12
GND
R390 49.9R
R391 49.9R
AH33 AG33
VREF_0V9
AD27 AG26 AG31 AH32 AL28 AH23 W30 W32
0V9 0V9_1 0V9_2 0V9_3 0V9_4 0V9_5 0V9_6 0V9_7
BANKS=13, 17, 21, 25
VREF_0V9
C596 10NF 25V
C597 10NF 25V
C598 10NF 25V
C599 10NF 25V
C600 10NF 25V
C601 10NF 25V
C602 10NF 25V
C603 10NF 25V
GND
DDR2_DQ[71] AM21 DDR2_DQ[71] 168 DDR2_DIMM_CB7
DDR2_DQ[70] AM28 DDR2_DQ[70] 167 DDR2_DIMM_CB6
DDR2_DQ[69] AN28 DDR2_DQ[69] 162 DDR2_DIMM_CB5
DDR2_DQ[68] AN27 DDR2_DQ[68] 161 DDR2_DIMM_CB4
DDR2_DQ[67] AP27 DDR2_DQ[67] 49 DDR2_DIMM_CB3
DDR2_DQ[66] AN29 DDR2_DQ[66] 48 DDR2_DIMM_CB2
DDR2_DQ[65] AP29 DDR2_DQ[65] 43 DDR2_DIMM_CB1
DDR2_DQ[64] AM27 DDR2_DQ[64] 42 DDR2_DIMM_CB0
DDR2_DQ[63] AP31 DDR2_DQ[63] 236 DDR2_DIMM_DQ[63]
DDR2_DQ[62] AP30 DDR2_DQ[62] 235 DDR2_DIMM_DQ[62]
DDR2_DQ[61] AM30 DDR2_DQ[61] 230 DDR2_DIMM_DQ[61]
DDR2_DQ[60] AN30 DDR2_DQ[60] 229 DDR2_DIMM_DQ[60]
DDR2_DQ[59] AL31 DDR2_DQ[59] 117 DDR2_DIMM_DQ[59]
DDR2_DQ[58] AM31 DDR2_DQ[58] 116 DDR2_DIMM_DQ[58]
DDR2_DQ[57] AL30 DDR2_DQ[57] 111 DDR2_DIMM_DQ[57]
DDR2_DQ[56] AL29 DDR2_DQ[56] 110 DDR2_DIMM_DQ[56]
DDR2_DQ[55] AF24 DDR2_DQ[55] 227 DDR2_DIMM_DQ[55]
DDR2_DQ[54] AF28 DDR2_DQ[54] 226 DDR2_DIMM_DQ[54]
DDR2_DQ[53] AE28 DDR2_DQ[53] 218 DDR2_DIMM_DQ[53]
DDR2_DQ[52] AH28 DDR2_DQ[52] 217 DDR2_DIMM_DQ[52]
DDR2_DQ[51] AG28 DDR2_DQ[51] 108 DDR2_DIMM_DQ[51]
DDR2_DQ[50] AA28 DDR2_DQ[50] 107 DDR2_DIMM_DQ[50]
DDR2_DQ[49] AB28 DDR2_DQ[49] 99 DDR2_DIMM_DQ[49]
DDR2_DQ[48] AC28 DDR2_DQ[48] 98 DDR2_DIMM_DQ[48]
DDR2_DQ[47] AB26 DDR2_DQ[47] 215 DDR2_DIMM_DQ[47]
DDR2_DQ[46] AB25 DDR2_DQ[46] 214 DDR2_DIMM_DQ[46]
DDR2_DQ[45] AA24 DDR2_DQ[45] 209 DDR2_DIMM_DQ[45]
DDR2_DQ[44] Y24 DDR2_DQ[44] 208 DDR2_DIMM_DQ[44]
DDR2_DQ[43] AC27 DDR2_DQ[43] 96 DDR2_DIMM_DQ[43]
DDR2_DQ[42] AB27 DDR2_DQ[42] 95 DDR2_DIMM_DQ[42]
DDR2_DQ[41] AA26 DDR2_DQ[41] 90 DDR2_DIMM_DQ[41]
DDR2_DQ[40] AA25 DDR2_DQ[40] 89 DDR2_DIMM_DQ[40]
DDR2_DQ[39] AD30 DDR2_DQ[39] 206 DDR2_DIMM_DQ[39]
DDR2_DQ[38] V29 DDR2_DQ[38] 205 DDR2_DIMM_DQ[38]
DDR2_DQ[37] W29 DDR2_DQ[37] 200 DDR2_DIMM_DQ[37]
DDR2_DQ[36] Y31 DDR2_DQ[36] 199 DDR2_DIMM_DQ[36]
DDR2_DQ[35] W31 DDR2_DQ[35] 87 DDR2_DIMM_DQ[35]
DDR2_DQ[34] V27 DDR2_DQ[34] 86 DDR2_DIMM_DQ[34]
DDR2_DQ[33] V28 DDR2_DQ[33] 81 DDR2_DIMM_DQ[33]
DDR2_DQ[32] V30 DDR2_DQ[32] 80 DDR2_DIMM_DQ[32]
DDR2_DQ[31] W27 DDR2_DQ[31] 159 DDR2_DIMM_DQ[31]
DDR2_DQ[30] Y27 DDR2_DQ[30] 158 DDR2_DIMM_DQ[30]
DDR2_DQ[29] W25 DDR2_DQ[29] 153 DDR2_DIMM_DQ[29]
DDR2_DQ[28] V25 DDR2_DQ[28] 152 DDR2_DIMM_DQ[28]
DDR2_DQ[27] W26 DDR2_DQ[27] 40 DDR2_DIMM_DQ[27]
DDR2_DQ[26] Y26 DDR2_DQ[26] 39 DDR2_DIMM_DQ[26]
DDR2_DQ[25] V24 DDR2_DQ[25] 34 DDR2_DIMM_DQ[25]
DDR2_DQ[24] W24 DDR2_DQ[24] 33 DDR2_DIMM_DQ[24]
DDR2_DQ[23] AP32 DDR2_DQ[23] 150 DDR2_DIMM_DQ[23]
DDR2_DQ[22] AN32 DDR2_DQ[22] 149 DDR2_DIMM_DQ[22]
DDR2_DQ[21] AN33 DDR2_DQ[21] 144 DDR2_DIMM_DQ[21]
DDR2_DQ[20] AN34 DDR2_DQ[20] 143 DDR2_DIMM_DQ[20]
DDR2_DQ[19] AM32 DDR2_DQ[19] 31 DDR2_DIMM_DQ[19]
DDR2_DQ[18] AM33 DDR2_DQ[18] 30 DDR2_DIMM_DQ[18]
DDR2_DQ[17] AL33 DDR2_DQ[17] 25 DDR2_DIMM_DQ[17]
DDR2_DQ[16] AL34 DDR2_DQ[16] 24 DDR2_DIMM_DQ[16]
DDR2_DQ[15] AG32 DDR2_DQ[15] 141 DDR2_DIMM_DQ[15]
DDR2_DQ[14] AB33 DDR2_DQ[14] 140 DDR2_DIMM_DQ[14]
DDR2_DQ[13] AC33 DDR2_DQ[13] 132 DDR2_DIMM_DQ[13]
DDR2_DQ[12] AB32 DDR2_DQ[12] 131 DDR2_DIMM_DQ[12]
DDR2_DQ[11] AC32 DDR2_DQ[11] 22 DDR2_DIMM_DQ[11]
DDR2_DQ[10] AD34 DDR2_DQ[10] 21 DDR2_DIMM_DQ[10]
DDR2_DQ[9] AC34 DDR2_DQ[9] 13 DDR2_DIMM_DQ[9]
DDR2_DQ[8] Y32 DDR2_DQ[8] 12 DDR2_DIMM_DQ[8]
DDR2_DQ[7] Y34 DDR2_DQ[7] 129 DDR2_DIMM_DQ[7]
DDR2_DQ[6] AA34 DDR2_DQ[6] 128 DDR2_DIMM_DQ[6]
DDR2_DQ[5] AA33 DDR2_DQ[5] 123 DDR2_DIMM_DQ[5]
DDR2_DQ[4] Y33 DDR2_DQ[4] 122 DDR2_DIMM_DQ[4]
DDR2_DQ[3] V34 DDR2_DQ[3] 10 DDR2_DIMM_DQ[3]
DDR2_DQ[2] W34 DDR2_DQ[2] 9 DDR2_DIMM_DQ[2]
DDR2_DQ[1] V33 DDR2_DQ[1] 4 DDR2_DIMM_DQ[1]
DDR2_DQ[0] V32 DDR2_DQ[0] 3 DDR2_DIMM_DQ[0]
J5
DDR2_DIMM_A[15] 173 DDR2_A[15]
DDR2_DIMM_A[14] 174 DDR2_A[14]
DDR2_DIMM_A[13] 196 DDR2_A[13]
DDR2_DIMM_A[12] 176 DDR2_A[12]
DDR2_DIMM_A[11] 57 DDR2_A[11]
DDR2_DIMM_A[10] 70 DDR2_A[10]
DDR2_DIMM_A[9] 177 DDR2_A[9]
DDR2_DIMM_A[8] 179 DDR2_A[8]
DDR2_DIMM_A[7] 58 DDR2_A[7]
DDR2_DIMM_A[6] 180 DDR2_A[6]
DDR2_DIMM_A[5] 60 DDR2_A[5]
DDR2_DIMM_A[4] 61 DDR2_A[4]
DDR2_DIMM_A[3] 182 DDR2_A[3]
DDR2_DIMM_A[2] 63 DDR2_A[2]
DDR2_DIMM_A[1] 183 DDR2_A[1]
DDR2_DIMM_A[0] 188 DDR2_A[0]
DDR2_DIMM_BA[2] 54 DDR2_BA[2]
DDR2_DIMM_BA[1] 190 DDR2_BA[1]
DDR2_DIMM_BA[0] 71 DDR2_BA[0]
DDR2_DIMM_CAS# 74 DDR2_CAS_N
DDR2_DIMM_RAS# 192 DDR2_RAS_N
DDR2_DIMM_CK_P[2] 220 DDR2_CK_2_P
DDR2_DIMM_CK_N[2] 221 DDR2_CK_2_N
DDR2_DIMM_CK_P[1] 137 DDR2_CK_1_P
DDR2_DIMM_CK_N[1] 138 DDR2_CK_1_N
DDR2_DIMM_CK_P[0] 185 DDR2_CK_0_P
DDR2_DIMM_CK_N[0] 186 DDR2_CK_0_N
DDR2_DIMM_CKE[1] 171 DDR2_CKE_1
DDR2_DIMM_CKE[0] 52 DDR2_CKE_0
DDR2_DIMM_DM_CB 164 DDR2_DM[8]
DDR2_DIMM_DM[7] 232 DDR2_DM[7]
DDR2_DIMM_DM[6] 223 DDR2_DM[6]
DDR2_DIMM_DM[5] 211 DDR2_DM[5]
DDR2_DIMM_DM[4] 202 DDR2_DM[4]
DDR2_DIMM_DM[3] 155 DDR2_DM[3]
DDR2_DIMM_DM[2] 146 DDR2_DM[2]
DDR2_DIMM_DM[1] 134 DDR2_DM[1]
DDR2_DIMM_DM[0] 125 DDR2_DM[0]
DDR2_DIMM_DQS_CB_P 46 DDR2_DQS[8]
DDR2_DIMM_DQS_CB_N 45 DDR2_DQS_N[8]
DDR2_DIMM_DQS_P[7] 114 DDR2_DQS[7]
DDR2_DIMM_DQS_N[7] 113 DDR2_DQS_N[7]
DDR2_DIMM_DQS_P[6] 105 DDR2_DQS[6]
DDR2_DIMM_DQS_N[6] 104 DDR2_DQS_N[6]
DDR2_DIMM_DQS_P[5] 93 DDR2_DQS[5]
DDR2_DIMM_DQS_N[5] 92 DDR2_DQS_N[5]
DDR2_DIMM_DQS_P[4] 84 DDR2_DQS[4]
DDR2_DIMM_DQS_N[4] 83 DDR2_DQS_N[4]
DDR2_DIMM_DQS_P[3] 37 DDR2_DQS[3]
DDR2_DIMM_DQS_N[3] 36 DDR2_DQS_N[3]
DDR2_DIMM_DQS_P[2] 28 DDR2_DQS[2]
DDR2_DIMM_DQS_N[2] 27 DDR2_DQS_N[2]
DDR2_DIMM_DQS_P[1] 16 DDR2_DQS[1]
DDR2_DIMM_DQS_N[1] 15 DDR2_DQS_N[1]
DDR2_DIMM_DQS_P[0] 7 DDR2_DQS[0]
DDR2_DIMM_DQS_N[0] 6 DDR2_DQS_N[0]
DDR2_DIMM_WE# 73 DDR2_WE_N
DDR2_DIMM_ODT[1] 77 DDR2_ODT_1
DDR2_DIMM_ODT[0] 195 DDR2_ODT_0
DDR2_DIMM_RESET# 18 DDR2_RESET_N
DDR2_DIMM_S#[1] 76 DDR2_CS_N_1
DDR2_DIMM_S#[0] 193 DDR2_CS_N_0
ERR_OUT 55 DDR2_ERROR
PAR_IN 68 PAR_IN
NC
101 DDR2_DIMM_SA2
240 DDR2_DIMM_SA1
239 DDR2_DIMM_SA0
120 DDR2_DIMM_SCL
119 DDR2_DIMM_SDA
879160001
DDR2_DIMM_SCL
DDR2_DIMM_SDA
GND
VTT ISLAND WITH DECOUPLING AND TERMINATION IN COMPACT ARRANGEMENT
VTT_0V9
DDR2_DQ[63] DDR2_DQ[62] DDR2_DQ[61] DDR2_DQ[60]
RP13
CP20
DDR2_DQ[59] DDR2_DQ[58] DDR2_DQ[57] DDR2_DQ[56]
RP14
CP21
DDR2_DQ[55] DDR2_DQ[54] DDR2_DQ[53] DDR2_DQ[52]
RP15
CP22
DDR2_DQ[51] DDR2_DQ[50] DDR2_DQ[49] DDR2_DQ[48]
RP16
CP23
DDR2_DQ[47] DDR2_DQ[46] DDR2_DQ[45] DDR2_DQ[44]
RP17
CP24
DDR2_DQ[43] DDR2_DQ[42] DDR2_DQ[41] DDR2_DQ[40]
RP18
CP25
DDR2_DQ[39] DDR2_DQ[38] DDR2_DQ[37] DDR2_DQ[36]
RP19
CP26
DDR2_DQ[35] DDR2_DQ[34] DDR2_DQ[33] DDR2_DQ[32]
RP20
CP27
DDR2_DQ[31] DDR2_DQ[30] DDR2_DQ[29] DDR2_DQ[28]
RP21
CP28
DDR2_DQ[27] DDR2_DQ[26] DDR2_DQ[25] DDR2_DQ[24]
RP22
CP29
DDR2_DQ[23] DDR2_DQ[22] DDR2_DQ[21] DDR2_DQ[20]
RP23
CP30
DDR2_DQ[19] DDR2_DQ[18] DDR2_DQ[17] DDR2_DQ[16]
RP24
CP31
DDR2_DQ[15] DDR2_DQ[14] DDR2_DQ[13] DDR2_DQ[12]
RP25
CP32
DDR2_DQ[11] DDR2_DQ[10] DDR2_DQ[9] DDR2_DQ[8]
RP26
CP33
DDR2_DQ[7] DDR2_DQ[6] DDR2_DQ[5] DDR2_DQ[4]
RP27
CP34
DDR2_DQ[3] DDR2_DQ[2] DDR2_DQ[1] DDR2_DQ[0]
RP28
CP35
GND
DDR2_DQ[71] DDR2_DQ[70] DDR2_DQ[69] DDR2_DQ[68]
RP30
CP36
DDR2_DQ[67] DDR2_DQ[66] DDR2_DQ[65] DDR2_DQ[64]
RP29
CP37
GND
J5
237 VSS_64
234 VSS_63
231 VSS_62
228 VSS_61
225 VSS_60
222 VSS_59
219 VSS_58
216 VSS_57
213 VSS_56
210 VSS_55
207 VSS_54
204 VSS_53
201 VSS_52
198 VSS_51
169 VSS_50
166 VSS_49
163 VSS_48
160 VSS_47
157 VSS_46
154 VSS_45
151 VSS_44
148 VSS_43
145 VSS_42
142 VSS_41
139 VSS_40
136 VSS_39
133 VSS_38
130 VSS_37
127 VSS_36
124 VSS_35
121 VSS_34
118 VSS_33
115 VSS_32
112 VSS_31
109 VSS_30
106 VSS_29
103 VSS_28
100 VSS_27
97 VSS_26
94 VSS_25
91 VSS_24
88 VSS_23
85 VSS_22
82 VSS_21
79 VSS_20
66 VSS_19
65 VSS_18
50 VSS_17
47 VSS_16
44 VSS_15
41 VSS_14
38 VSS_13
35 VSS_12
32 VSS_11
29 VSS_10
26 VSS_9
23 VSS_8
20 VSS_7
17 VSS_6
14 VSS_5
11 VSS_4
8 VSS_3
5 VSS_2
2 VSS_1
879160001
VREF_0V9
VREF 1
1V8
VDDSPD 238
1V8
VDD_11 197
VDD_10 189
VDD_9 187
VDD_8 184
VDD_7 178
VDD_6 172
VDD_5 69
VDD_4 67
VDD_3 64
VDD_2 59
VDD_1 53
1V8
VDDQ_11 194
VDDQ_10 191
VDDQ_9 181
VDDQ_8 175
VDDQ_7 170
VDDQ_6 78
VDDQ_5 75
VDDQ_4 72
VDDQ_3 62
VDDQ_2 56
VDDQ_1 51
GND
VREF_0V9
C570 100NF 10V
C571 100NF 25V
GND
1V8
C573 100NF 10V
C572 100NF 25V
GND
1V8
C574 100NF 10V
C575 100NF 10V
C576 100NF 10V
C577 100NF 10V
GND
1V8
C581 100NF 10V
C580 100NF 10V
C579 100NF 10V
C578 100NF 10V
GND
1V8
C582 100NF 10V
C583 100NF 10V
C584 100NF 10V
GND
1V8
C588 100NF 10V
C587 100NF 10V
C586 100NF 10V
C585 100NF 10V
GND
1V8
C589 100NF 10V
C590 100NF 10V
C591 100NF 10V
C592 100NF 10V
GND
1V8
C595 100NF 10V
C594 100NF 10V
C593 100NF 10V
GND


ZDOK0_CLK0_P K18
ZDOK0_CLK0_N J19
ZDOK0_CLK1_P J16
ZDOK0_CLK1_N J17
ZDOK0_CLK0_P
ZDOK0_CLK0_N
ZDOK0_CLK1_P
ZDOK0_CLK1_N
2V5_20
R222 100R
R221 100R
VRP_20 L11
VRN_20 L10
VRP_20
VRN_20
2V5_12
R223 100R
R224 100R
VRP_12_GPIOLVC25 P9
VRN_12_GPIOLVC25 R9
VRP_12_GPIOLVC25
VRN_12_GPIOLVC25
2V5
C416 100NF 10V
C417 100NF 10V
C418 100NF 10V
M9 2V5_12
N6 2V5_12_1
T7 2V5_12_2
E10 2V5_20
H11 2V5_20_1
J8 2V5_20_2
C421 100NF 10V
C420 100NF 10V
C419 100NF 10V
ZDOK0_DP_P[37] E6 ZDOK0_DP_P[37]
ZDOK0_DP_N[37] E7 ZDOK0_DP_N[37]
ZDOK0_DP_P[36] T9 ZDOK0_DP_P[36]
ZDOK0_DP_N[36] U10 ZDOK0_DP_N[36]
ZDOK0_DP_P[35] G6 ZDOK0_DP_P[35]
ZDOK0_DP_N[35] G7 ZDOK0_DP_N[35]
ZDOK0_DP_P[34] T10 ZDOK0_DP_P[34]
ZDOK0_DP_N[34] T11 ZDOK0_DP_N[34]
ZDOK0_DP_P[33] F5 ZDOK0_DP_P[33]
ZDOK0_DP_N[33] F6 ZDOK0_DP_N[33]
ZDOK0_DP_P[32] R11 ZDOK0_DP_P[32]
ZDOK0_DP_N[32] P10 ZDOK0_DP_N[32]
ZDOK0_DP_P[31] H5 ZDOK0_DP_P[31]
ZDOK0_DP_N[31] G5 ZDOK0_DP_N[31]
ZDOK0_DP_P[30] H7 ZDOK0_DP_P[30]
ZDOK0_DP_N[30] J7 ZDOK0_DP_N[30]
ZDOK0_DP_P[29] T8 ZDOK0_DP_P[29]
ZDOK0_DP_N[29] U7 ZDOK0_DP_N[29]
ZDOK0_DP_P[28] R7 ZDOK0_DP_P[28]
ZDOK0_DP_N[28] R8 ZDOK0_DP_N[28]
ZDOK0_DP_P[27] J6 ZDOK0_DP_P[27]
ZDOK0_DP_N[27] J5 ZDOK0_DP_N[27]
ZDOK0_DP_P[26] R6 ZDOK0_DP_P[26]
ZDOK0_DP_N[26] T6 ZDOK0_DP_N[26]
ZDOK0_DP_P[25] K7 ZDOK0_DP_P[25]
ZDOK0_DP_N[25] K6 ZDOK0_DP_N[25]
ZDOK0_DP_P[24] P7 ZDOK0_DP_P[24]
ZDOK0_DP_N[24] P6 ZDOK0_DP_N[24]
ZDOK0_DP_P[23] L4 ZDOK0_DP_P[23]
ZDOK0_DP_N[23] L5 ZDOK0_DP_N[23]
ZDOK0_DP_P[22] N5 ZDOK0_DP_P[22]
ZDOK0_DP_N[22] P5 ZDOK0_DP_N[22]
ZDOK0_DP_P[21] M7 ZDOK0_DP_P[21]
ZDOK0_DP_N[21] L6 ZDOK0_DP_N[21]
ZDOK0_DP_P[20] N8 ZDOK0_DP_P[20]
ZDOK0_DP_N[20] N7 ZDOK0_DP_N[20]
ZDOK0_DP_P[19] M6 ZDOK0_DP_P[19]
ZDOK0_DP_N[19] M5 ZDOK0_DP_N[19]
ZDOK0_DP_P[18] F13 ZDOK0_DP_P[18]
ZDOK0_DP_N[18] G13 ZDOK0_DP_N[18]
ZDOK0_DP_P[17] N10 ZDOK0_DP_P[17]
ZDOK0_DP_N[17] N9 ZDOK0_DP_N[17]
ZDOK0_DP_P[16] E12 ZDOK0_DP_P[16]
ZDOK0_DP_N[16] E13 ZDOK0_DP_N[16]
ZDOK0_DP_P[15] M10 ZDOK0_DP_P[15]
ZDOK0_DP_N[15] L9 ZDOK0_DP_N[15]
ZDOK0_DP_P[14] F11 ZDOK0_DP_P[14]
ZDOK0_DP_N[14] E11 ZDOK0_DP_N[14]
ZDOK0_DP_P[13] M8 ZDOK0_DP_P[13]
ZDOK0_DP_N[13] L8 ZDOK0_DP_N[13]
ZDOK0_DP_P[12] G11 ZDOK0_DP_P[12]
ZDOK0_DP_N[12] G12 ZDOK0_DP_N[12]
ZDOK0_DP_P[11] B13 ZDOK0_DP_P[11]
ZDOK0_DP_N[11] C13 ZDOK0_DP_N[11]
ZDOK0_DP_P[10] K8 ZDOK0_DP_P[10]
ZDOK0_DP_N[10] K9 ZDOK0_DP_N[10]
ZDOK0_DP_P[9] J10 ZDOK0_DP_P[9]
ZDOK0_DP_N[9] J9 ZDOK0_DP_N[9]
ZDOK0_DP_P[8] A13 ZDOK0_DP_P[8]
ZDOK0_DP_N[8] B12 ZDOK0_DP_N[8]
ZDOK0_DP_P[7] H10 ZDOK0_DP_P[7]
ZDOK0_DP_N[7] H9 ZDOK0_DP_N[7]
ZDOK0_DP_P[6] D12 ZDOK0_DP_P[6]
ZDOK0_DP_N[6] C12 ZDOK0_DP_N[6]
ZDOK0_DP_P[5] K11 ZDOK0_DP_P[5]
ZDOK0_DP_N[5] J11 ZDOK0_DP_N[5]
ZDOK0_DP_P[4] D11 ZDOK0_DP_P[4]
ZDOK0_DP_N[4] D10 ZDOK0_DP_N[4]
ZDOK0_DP_P[3] G8 ZDOK0_DP_P[3]
ZDOK0_DP_N[3] H8 ZDOK0_DP_N[3]
ZDOK0_DP_P[2] F10 ZDOK0_DP_P[2]
ZDOK0_DP_N[2] G10 ZDOK0_DP_N[2]
ZDOK0_DP_P[1] F9 ZDOK0_DP_P[1]
ZDOK0_DP_N[1] F8 ZDOK0_DP_N[1]
ZDOK0_DP_P[0] E9 ZDOK0_DP_P[0]
ZDOK0_DP_N[0] E8 ZDOK0_DP_N[0]
U12
BANKS=20, 12
5V0
3V3
2V5
1V8
C423 1UF 16V
C422 100NF 10V
C425 1UF 16V
C424 100NF 10V
C426 1UF 16V
C427 100NF 10V
C429 1UF 16V
C428 100NF 10V
P8
W1 X1 Y1 Z1 W2 X2 Y2 Z2 W3 X3 Y3 Z3 W4 X4 Y4 Z4 W5 X5 Y5 Z5 W6 X6 Y6 Z6
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20
E1 E2 E3 E4 E5 E6 E7 E8 E9 E10 E11 E12 E13 E14 E15 E16 E17 E18 E19 E20
6367550-5
ZDOK49
ZDOK0_DP_P[0] A1 A1 C1 C1 ZDOK0_DP_P[20]
ZDOK0_DP_N[0] A2 A2 C2 C2 ZDOK0_DP_N[20]
ZDOK0_DP_P[1] A3 A3 C3 C3 ZDOK0_DP_P[21]
ZDOK0_DP_N[1] A4 A4 C4 C4 ZDOK0_DP_N[21]
ZDOK0_DP_P[2] A5 A5 C5 C5 ZDOK0_DP_P[22]
ZDOK0_DP_N[2] A6 A6 C6 C6 ZDOK0_DP_N[22]
ZDOK0_DP_P[3] A7 A7 C7 C7 ZDOK0_DP_P[23]
ZDOK0_DP_N[3] A8 A8 C8 C8 ZDOK0_DP_N[23]
ZDOK0_DP_P[4] A9 A9 C9 C9 ZDOK0_DP_P[24]
ZDOK0_DP_N[4] A10 A10 C10 C10 ZDOK0_DP_N[24]
ZDOK0_DP_P[5] A11 A11 C11 C11 ZDOK0_DP_P[25]
ZDOK0_DP_N[5] A12 A12 C12 C12 ZDOK0_DP_N[25]
ZDOK0_DP_P[6] A13 A13 C13 C13 ZDOK0_DP_P[26]
ZDOK0_DP_N[6] A14 A14 C14 C14 ZDOK0_DP_N[26]
ZDOK0_DP_P[7] A15 A15 C15 C15 ZDOK0_DP_P[27]
ZDOK0_DP_N[7] A16 A16 C16 C16 ZDOK0_DP_N[27]
ZDOK0_DP_P[8] A17 A17 C17 C17 ZDOK0_DP_P[28]
ZDOK0_DP_N[8] A18 A18 C18 C18 ZDOK0_DP_N[28]
ZDOK0_DP_P[9] A19 A19 C19 C19 ZDOK0_DP_P[29]
ZDOK0_DP_N[9] A20 A20 C20 C20 ZDOK0_DP_N[29]
ZDOK0_DP_P[10] D1 D1 F1 F1 ZDOK0_DP_P[30]
ZDOK0_DP_N[10] D2 D2 F2 F2 ZDOK0_DP_N[30]
ZDOK0_DP_P[11] D3 D3 F3 F3 ZDOK0_DP_P[31]
ZDOK0_DP_N[11] D4 D4 F4 F4 ZDOK0_DP_N[31]
ZDOK0_DP_P[12] D5 D5 F5 F5 ZDOK0_DP_P[32]
ZDOK0_DP_N[12] D6 D6 F6 F6 ZDOK0_DP_N[32]
ZDOK0_DP_P[13] D7 D7 F7 F7 ZDOK0_DP_P[33]
ZDOK0_DP_N[13] D8 D8 F8 F8 ZDOK0_DP_N[33]
ZDOK0_DP_P[14] D9 D9 F9 F9 ZDOK0_DP_P[34]
ZDOK0_DP_N[14] D10 D10 F10 F10 ZDOK0_DP_N[34]
ZDOK0_DP_P[15] D11 D11 F11 F11 ZDOK0_DP_P[35]
ZDOK0_DP_N[15] D12 D12 F12 F12 ZDOK0_DP_N[35]
ZDOK0_DP_P[16] D13 D13 F13 F13 ZDOK0_DP_P[36]
ZDOK0_DP_N[16] D14 D14 F14 F14 ZDOK0_DP_N[36]
ZDOK0_DP_P[17] D15 D15 F15 F15 ZDOK0_DP_P[37]
ZDOK0_DP_N[17] D16 D16 F16 F16 ZDOK0_DP_N[37]
ZDOK0_DP_P[18] D17 D17 F17 F17 ZDOK0_CLK0_P
ZDOK0_DP_N[18] D18 D18 F18 F18 ZDOK0_CLK0_N
ZDOK0_DP_P[19] D19 D19 F19 F19 ZDOK0_CLK1_P
ZDOK0_DP_N[19] D20 D20 F20 F20 ZDOK0_CLK1_N
P8
6367550-5

TBD

VALID CONFIGURATION MODES			
Configuration Mode	M[2:0]	Bus Width	CCLK Direction
Master Serial	000	1	Output
Master SPI	001	1	Output
Master BPI-Up	010	8, 16	Output
Master BPI-Down	011	8, 16	Output
Master SelectMAP	100	8, 16	Output
JTAG	101	1	Input (TCK)
Slave SelectMAP	110	8, 16, 32	Input
Slave Serial	111	1	Input