VIRTEX5



POWER SUPPLY AND MONITORING



V5 POWER

VIRTEX5 CONFIGURATION



VIRTEX5 CLOCKS



ZDOK/ADC INTERFACE



V5 DDR2 MEMORY



V5 DIFFERENTIAL GPIO



V5 SE GPIO & MISCELLANEOUS



GIGABIT TRANSCEIVERS



QDRII+ MEMORY

PPC

PPC







MECHANICAL

BOARD FIDUCIALS

LOGO'S

PLACEHOLDER FOR PCB
MEERKAT LOGO

PLACEHOLDER FOR PCB
CASPER LOGO

PLACEHOLDER FOR PCB
ROACH LOGO

PLACEHOLDER FOR PCB
NRAO LOGO

BOARD SERIAL NUMBER

CONTRIBUTORS

ETIENNE BAUERMEISTER
HENRY CHEN
STEVE DURAND
FRANCOIS KAPP
ALAN LANGMAN
GEORGE PECK
MIKE REVNELL
HAYDEN SO
DAN WERTHIMER



ROACH/iBOB2	**ROACH_TOP**
COLLABORATORS: CASPER GROUP, UC BERKELEY; NRAO, SOCORRO; meerKAT, CAPE TOWN; http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 · REVISION: A
	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
6-19-2008_14:43	DRAWN: F KAPP · APPR:
PATH PATH	CHECKED: E BAUERMEISTER · SHEET 1 OF 25



REFERENCE RESISTOR/ADC VALUES

VOLTAGE	SENSE R	MAX CURRENT(A)	POWER (W)
12V	0R01	3.36	0.11
5V	0R0047	6.78	0.22
3V3	0R01	3.47	0.12
2V5	0R01	3.56	0.13
1V8	0R0022	12.91	0.37
1V5	0R0047	6.77	0.22
1V0	0R001	26.79	0.72

FOR 8 BIT ADC USING 2.56V REFERENCE:

ADC COUNT AT MAX POWER	CURRENT/BIT (A)
33	0.1
31	0.21
34	0.1
35	0.1
28	0.45
31	0.21
26	1.0

AUX FAN CONNECTORS - ATX 4 PIN

J21
1 GND
2 12V
3 SENSE — FAN1_SENSE — 1-8E,1-9B,2-2B
4 CONTROL — FAN1_CONTROL — 1-8B,1-9E,2-2B
47053-1000
PLACE ON SILKSCREEN: FAN1

J20
1 GND
2 12V
3 SENSE — FAN2_SENSE — 1-8E,1-9B,2-2B
4 CONTROL — FAN2_CONTROL — 1-8B,1-9E,2-2B
47053-1000
PLACE ON SILKSCREEN: FAN2

J19
1 GND
2 12V
3 SENSE — FAN3_SENSE — 1-8E,1-9B,2-1B
4 CONTROL — FAN3_CONTROL — 1-8B,1-9E,2-2B
47053-1000
PLACE ON SILKSCREEN: FAN3

GND

ATX POWER CONNECTORS

5VAUX
N12V

J18
1 3V3_1 — 3V3_4 13
2 3V3_2 — _12V 14
3 COM_1 — COM_4 15
4 5V_1 — PS_ON# 16 — PS_ON#
5 COM_2 — COM_5 17
6 5V_2 — COM_6 18
7 COM_3 — COM_7 19
8 PWR_OK — PWR_OK — N/C 20NC
9 5VSB — 5VAUX — 5V_3 21
10 12V1_1 — 5V_4 22
11 12V1_2 — 5V_5 23
12 3V3_3 — COM_8 24
44206-0007

PS_ON# — 1-8B,1-9E,2-8B
PWR_OK — 1-8B,1-8E,2-8B
5V_ATX — 1-8E,1-9B,2-4A
3V3_ATX — 1-8E,1-9B,2-3A
12V_ATX — 1-8B,1-8E,2-6B

J32
2 1
4 3
6 5
8 7
10 9
8510-4500PL

GND

BOARD LAYOUT NOTE
SEPARATE GROUND RETURN CURRENTS FROM MAIN BOARD GROUND PLANES
BETWEEN POWER INPUT CONNECTORS AND REGULATOR AREA ON BOARD.

LOAD RESISTORS FOR ATX PSU MIN LOAD
SWITCH OFF ONCE LOAD EXCEEDS MINIMUM SPEC
ADJUST RESISTOR VALUES FOR ACTUAL SUPPLY

5VAUX
R180 10K
Q9 NDS331N
R185 10R 5W AC05000001009JL800
Q8 BSS138
Q10 NDS331N
R187 56R 5W AC05000005609JL800
LOAD_RES_OFF — 1-8B,1-9E,2-6B
R181 10K
GND

1V0 — 30A SMPS MODULE

ROUTE FROM LOAD
R113 22R
PLACE RESISTOR CLOSE TO U50
ROUTE SHORTEST
R144 6R

PSU INPUT SUMMARY

VOLTAGE	5.0V +- 10%
CURRENT (MAX)	6.0A

5V
L6 BLM31PG121SN1B
L5 BLM31PG121SN1B
L16 BLM31PG121SN1B
C403 330UF 16V
C401 330UF 16V
C419 22UF 16V
GND

U50
13 TURBOTRANS
10 SENSE+
2 VI_1
6 VI_0
1 INHIBIT/UVLADJ
14 TRACK
11 SENSE-
PTH05T210WAD

1V5
1V0_INHIBIT — 1-8B,1-8E,2-6B
Q4 BSS138
ROUTE FROM LOAD

4 GND_3
7 GND_2
8 GND_1
3 GND_0

VO_0 5
VO_1 9
VOADJUST 12
R143 634R
DIRECT TO P8 ON U50, DEDICATED TRACE

C418 10UF
C117 10UF
C402 1000UF 2V5
C400 1000UF 2V5
C104 1000UF 2V5
C105 1000UF 2V5
I1V0 — 1-8E,1-9D,2-1B

PSU RAIL SUMMARY

VOLTAGE	1.0V +- 5%
SUPPLIES	FPGA CORE
CURRENT (QUIESCENT)	1.5A
CURRENT (ACTIVE)	26.8A
LOAD STEP	25.3A

1.2V SUPPLY DELETED - NOT REQUIRED

1V5 — 16A SMPS MODULE

ROUTE FROM LOAD
R112 22R
PLACE RESISTOR CLOSE TO U51
ROUTE SHORTEST
R146 10K

PSU INPUT SUMMARY

VOLTAGE	12V +- 10%
CURRENT (MAX)	0.8A

12V
L7 BLM31PG121SN1B
C404 330UF 16V
C420 22UF 16V
GND

U51
9 TURBOTRANS
6 SENSE+
2 VI
11 INHIBIT/UVLADJ
10 TRACK
7 SENSE-
1 SMARTSYNC
PTH08T240WAD

1V8
4 GND_1
3 GND_0

VO 5
VOADJUST 8
R147 649R
DIRECT TO P8 ON U51, DEDICATED TRACE

C421 10UF
C405 1000UF 2V5
I1V5 — 1-8E,1-9D,2-2B

1V5_INHIBIT — 1-8B,1-8E,2-1B
Q5 BSS138
ROUTE FROM LOAD

PSU RAIL SUMMARY

VOLTAGE	1.5V +- 5%
SUPPLIES	FPGA IO, QDR, PPC
CURRENT (QUIESCENT)	0.25A
CURRENT (ACTIVE)	6.8A
LOAD STEP	6.55A

2V5 — 16A SMPS MODULE

2V5
ROUTE FROM LOAD
R19 22R
2V5_TRACK — 1-8B,1-9E,2-6B
R183 1K
PLACE RESISTOR CLOSE TO U53
ROUTE SHORTEST
R177 649R

PSU INPUT SUMMARY

VOLTAGE	12V +- 10%
CURRENT (MAX)	0.8A

12V
L15 BLM31PG121SN1B
C412 330UF 16V
C426 10UF
C424 22UF 16V
GND

U53
8 TURBOTRANS
5 SENSE+
2 VI
10 INHIBIT/UVLADJ
9 TRACK
6 SENSE-
1 SMARTSYNC
PTH08T230WAD

GND
VO 4
VOADJUST 7
R179 2K37
DIRECT TO P8 ON U53, DEDICATED TRACE

C425 10UF 16V
C413 680UF 4V
I2V5 — 1-8E,1-9D,2-2B

2V5_INHIBIT — 1-8B,1-9E,2-1B
Q7 BSS138
ROUTE FROM LOAD

PSU RAIL SUMMARY

VOLTAGE	2.5V +- 5%
SUPPLIES	FPGA, ZDOK PPC, PHY
CURRENT (QUIESCENT)	0.1A
CURRENT (ACTIVE)	3.6A
LOAD STEP	3.5A

1V8 — 16A SMPS MODULE

1V8
ROUTE FROM LOAD
R11 22R
PLACE RESISTOR CLOSE TO U52
ROUTE SHORTEST
R149 10K

PSU INPUT SUMMARY

VOLTAGE	12V +- 10%
CURRENT (MAX)	1.8A

12V
L14 BLM31PG121SN1B
C409 330UF 16V
C423 22UF 16V
GND

U27
9 TURBOTRANS
6 SENSE+
2 VI
11 INHIBIT/UVLADJ
10 TRACK
7 SENSE-
1 SMARTSYNC
PTH08T220WAD

2V5
4 GND_1
3 GND_0

VO 5
VOADJUST 8
R148 487R
DIRECT TO P8 ON PTH08T210W, DEDICATED TRACE

C422 10UF
C410 1000UF 2V5
I1V8 — 1-8E,1-9D,2-2B

1V8_INHIBIT — 1-8B,1-8E,2-1B
Q6 BSS138
ROUTE FROM LOAD

PSU RAIL SUMMARY

VOLTAGE	1.8V +- 5%
SUPPLIES	FPGA IO, DDR2 x 2
CURRENT (QUIESCENT)	1A
CURRENT (ACTIVE)	12.9A
LOAD STEP	11.9A

GND

ROACH/iBOB2	ROACH_PSU
COLLABORATORS: CASPER GROUP, UC BERKELEY; NRAO, SOCORRO; meerKAT, CAPE TOWN; http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001; REVISION: A
	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
6-19-2008_14:43; PATH PATH	DRAWN: F KAPP; APPR:
	CHECKED: E BAUERMEISTER; SHEET 3 OF 25























ROACH/iBOB2	**ROACH_5V_POWER**
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE MW DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET: 4 OF 25
6-19-2008_14:43 PATH PATH	

| | | |

ROACH/iBOB2	ROACH_ADC_1
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW DRAWN: F KAPP APPR:
6-19-2008_14:43 PATH PATH	CHECKED: E BAUERMEISTER SHEET 6 OF 25



ROACH/iBOB2	**ROACH_V5_CLK**
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET 7 OF 25
6-19-2008_14:43 PATH PATH	



ROACH/iBOB2	**ROACH_TRANSCEIVERS0_1**
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET 8 OF 25
6-19-2008_14:43 PATH	

MGTRREF FOR ENTIRE DEVICE
SWAP MGTRREF CONNECTION TO
CLOSEST MGTVTTTX PIN DURING PLACEMENT

PLACEMENT: CLOSEST TO FPGA PIN

HIGH-SPEED DIFFERENTIAL VIAS

G4 AND G8 CONNECTED IN 2X2 MODULE

OPTICAL MODULE FAULT - RED LED

CCLD-023-25-156.250
156.25MHZ

FCN-268F036-G/3DB

ROACH/iBOB2	ROACH_TRANSCEIVERS2_3
COLLABORATORS: CASPER GROUP, UC BERKELEY; NRAO, SOCORRO; meerKAT, CAPE TOWN; http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001; REVISION: A
	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
6-19-2008_14:43	DRAWN: F KAPP; APPR:
PATH PATH	CHECKED: E BAUERMEISTER; SHEET 9 OF 25









ROACH/iBOB2	**ROACH_TRANSCEIVERS_PSU**
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET 10 OF 25
6-19-2008_14:43 PATH PATH	





VTT ISLAND WITH DECOUPLING AND TERMINATION IN COMPACT ARRANGEMENT
PLACE ONE 10uF CAPACITOR ON EITHER END OF ISLAND









ROACH/iBOB2	ROACH_DDR2_DIMM
COLLABORATORS: CASPER GROUP, UC BERKELEY; NRAO, SOCORRO; meerKAT, CAPE TOWN; http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001; REVISION: A
	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE NW
6-19-2008_14:43	DRAWN: F KAPP; APPR:
PATH PATH	CHECKED: E BAUERMEISTER; SHEET 11 OF 25



ROACH/iBOB2

ROACH_DIFF_GPIO

COLLABORATORS:

CASPER GROUP, UC BERKELEY
NRAO, SOCORRO
meerKAT, CAPE TOWN

http://casper.berkeley.edu/

6-19-2008_14:43

PATH PATH

DOC NO: NRF-ADM-XXX-SD-0001

REVISION: A

DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE MW

DRAWN: F KAPP

APPR:

CHECKED: E BAUERMEISTER

SHEET 12 OF 25

GPIOLVC33[4] SELECTS DIRECTION
ON U13 AND U14:
LOW - OUTPUT FROM ROACH
HIGH - INPUT TO ROACH

GPIOLVC33[3] SELECTS DIRECTION
ON U10 AND U11:
LOW - OUTPUT FROM ROACH
HIGH - INPUT TO ROACH

IF CR10 IS ON, CLOCK CAPABLE GPIO'S ARE OUTPUTS

U15 BANKS

GPIOLVC15[3]	B27	GPIOLVC15[3]
GPIOLVC15[2]	D24	GPIOLVC15[2]
GPIOLVC15[1]	E24	GPIOLVC15[1]
GPIOLVC15[0]	A26	GPIOLVC15[0]

GPIOLVC33[4]	AE14	GPIOLVC33[4]
GPIOLVC33[3]	AE18	GPIOLVC33[3]
	JC H12	GPIOLVC33[0]
	J7	GPIOLVC15[7]
	H7	GPIOLVC15[6]
	J9	GPIOLVC15[5]
	J10	GPIOLVC15[4]

GPIOLVC25[0]	M32	NC
GPIOLVC25[1]	N33	
GPIOLVC25[2]	N34	
GPIOLVC25[3]	P34	
GPIOLVC25[4]	R33	
GPIOLVC25[5]	M33	
GPIOLVC25[6]	L33	
GPIOLVC25[7]	P32	
GPIOLVC25[8]	N32	
GPIOLVC25[9]	R32	NC
GPIOLVC25[10]	P31	NC
GPIOLVC25[11]	P30	NC
GPIOLVC18[0]	AP26	
GPIOLVC18[1]	AP25	
GPIOLVC18[2]	AL25	
GPIOLVC18[3]	AL24	
GPIOLVC18[4]	AP22	NC
GPIOLVC18[5]	AP21	NC

U13	74AVCH4T245DGVRE4
U14	74AVCH4T245DGVRE4
U10	74AVCH4T245DGVRE4
U11	74AVCH4T245DGVRE4
U12	74AVCH4T245DGVRE4
J2	N2520-6VDC-RB-WE
J9	N2520-6VDC-RB-WE
J10	
J11	

R1	10K
R2	10K
R7	10K
R8	10K
R9	10K
R47	10K
R48	10K
R49	499R
R50	499R
R44	100R
R43	100R
R45	100R
R46	100R

C34	220NF 6.3V
C35	220NF 6.3V
C36	220NF 6.3V
C37	220NF 6.3V
C38	220NF 6.3V
C39	220NF 6.3V
C40	220NF 6.3V
C41	220NF 6.3V
C42	220NF 6.3V
C43	220NF 6.3V
C44	220NF 6.3V
C45	220NF 6.3V

CR7	GRN
CR8	GRN
CR9	GRN
CR10	GRN

3V3	3.3V
2V5	2.5V
1V8	1.8V
1V5	1.5V
GND	GROUND

ROACH/iBOB2

COLLABORATORS:

CASPER GROUP, UC BERKELEY
NRAO, SOCORRO
meerKAT, CAPE TOWN

http://casper.berkeley.edu/

6-19-2008_14:43

PATH PATH

ROACH_GPIO_MISC

DOC NO	NRF-ADM-XXX-SD-0001
REVISION	A
DESCRIPTION	RECONFIGURABLE OPEN ARCHITECTURE HW
DRAWN:	F KAPP
APPR:	
CHECKED:	E BAUERMEISTER
SHEET	13 OF 25



ROACH/iBOB2	**ROACH_QDR2P_BY0_1**
COLLABORATORS:	DOC NO: NRF-ADM-XXX-SD-0001
CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN	REVISION: A
http://casper.berkeley.edu/	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
6-19-2008_14:43	DRAWN: F KAPP; APPR:
PATH PATH	CHECKED: E BAUERMEISTER; SHEET 14 OF 25

VTT_QDR_BY2_3

RP1 51R
RP2 51R
RP3 51R
RP4 51R
RP5 51R
RP6 51R
RP7 51R
RP8 51R
RP9 51R
RP10 51R
RP11 51R
RP12 51R

15-8J,15-9F QDR2_BY2_3_K_P
15-8F,15-8J QDR2_BY2_3_K_N
15-8F,15-8J QDR3_BY3_BW
15-5F,15-5J QDR2_BY2_3_SA2
15-5F,15-5J QDR2_BY2_3_SA1
15-5J,15-6F QDR2_BY2_3_SA3
15-8F,15-8J QDR2_BY2_3_R
15-8F,15-8J QDR2_BY2_BW
15-6F,15-6J QDR2_BY2_3_SA5
15-10F,15-10N QDR2_BY2_3_D8
15-5J,15-6F QDR2_BY2_3_SA4
15-7F,15-7J QDR2_BY2_3_SA19
15-9F,15-9N QDR2_BY2_3_D6
15-10F,15-10N QDR2_BY2_3_D11
15-10F,15-10N QDR2_BY2_3_D7
15-10F,15-10N QDR2_BY2_3_D10
15-9F,15-9N QDR2_BY2_3_D4
15-10F,15-10N QDR2_BY2_3_D13
15-9F,15-9N QDR2_BY2_3_D5
15-10F,15-10N QDR2_BY2_3_D12
15-8F,15-8J QDR2_BY2_3_W
15-10F,15-10N QDR2_BY2_3_D9
15-5F,15-5J QDR2_BY2_3_SA0
15-7F,15-7J QDR2_BY2_3_SA20
15-10F,15-10N QDR2_BY2_3_D16
15-10F,15-10N QDR2_BY2_3_D15
15-9F,15-9N QDR2_BY2_3_D3
15-10F,15-10N QDR2_BY2_3_D14
15-7J QDR2_BY2_3_SA21
NC
15-11F,15-11N QDR2_BY2_3_D17
15-6F,15-6J QDR2_BY2_3_SA6
15-7F,15-7J QDR2_BY2_3_SA17
15-6F,15-6J QDR2_BY2_3_SA12
15-7F,15-7J QDR2_BY2_3_SA18
15-9F,15-9N QDR2_BY2_3_D0
15-6F,15-6J QDR2_BY2_3_SA10
NC
15-7F,15-7J QDR2_BY2_3_SA16
15-6F,15-6J QDR2_BY2_3_SA11
15-6J,15-7F QDR2_BY2_3_SA13
15-6J,15-7F QDR2_BY2_3_SA14
15-6F,15-6J QDR2_BY2_3_SA9
15-7F,15-7J QDR2_BY2_3_SA15
15-6F,15-6J QDR2_BY2_3_SA7
15-6F,15-6J QDR2_BY2_3_SA8
15-9F,15-9N QDR2_BY2_3_D1
15-9F,15-9N QDR2_BY2_3_D2

CP1 100NF
CP2 100NF
CP3 100NF
CP4 100NF
CP5 100NF
CP6 100NF
CP7 100NF
CP8
CP9
CP10
CP11
CP12
CP13
CP14
CP15
CP16
CP17
CP18
CP19

GND

U17

15-6C,15-11N QDR2_BY2_3_D17 N2 D17
15-7C,15-10N QDR2_BY2_3_D16 M3 D16
15-7C,15-10N QDR2_BY2_3_D15 L3 D15
15-7C,15-10N QDR2_BY2_3_D14 J3 D14
15-8C,15-10N QDR2_BY2_3_D13 G2 D13
15-8C,15-10N QDR2_BY2_3_D12 F3 D12
15-9C,15-10N QDR2_BY2_3_D11 D2 D11
15-8C,15-10N QDR2_BY2_3_D10 C3 D10
15-8C,15-10N QDR2_BY2_3_D9 B3 D9
15-9C,15-10N QDR2_BY2_3_D8 C11 D8
15-9C,15-10N QDR2_BY2_3_D7 D11 D7
15-9C,15-9N QDR2_BY2_3_D6 E10 D6
15-8C,15-9N QDR2_BY2_3_D5 G11 D5
15-8C,15-9N QDR2_BY2_3_D4 J11 D4
15-7C,15-9N QDR2_BY2_3_D3 K10 D3
15-4C,15-9N QDR2_BY2_3_D2 M11 D2
15-4C,15-9N QDR2_BY2_3_D1 N11 D1
15-5C,15-9N QDR2_BY2_3_D0 P10 D0

QDR2P_CTRL_DATA

15-8J,15-10C QDR2_BY2_3_K_P B6 K
15-8J,15-10C QDR2_BY2_3_K_N A6 K#
15-9P QDR2_BY2_3_QVLD P6 QVLD
15-5J QDR2_BY2_3_DLL_OFF H1 DLL_OFF#
15-8C,15-8J QDR2_BY2_3_W A4 W#
15-8J,15-10C QDR2_BY2_3_R A8 R#
15-8J,15-10C QDR2_BY2_BW B7 BW0#
15-8J,15-10C QDR2_BY3_BW A5 BW1#
R55 240R
H11 ZQ
15-7C,15-7J GND
15-7J,15-9C QDR2_BY2_3_SA20 A2 SA20
15-6C,15-7J QDR2_BY2_3_SA19 A10 SA19
15-6C,15-7J QDR2_BY2_3_SA18 R9 SA18
15-6C,15-7J QDR2_BY2_3_SA17 R8 SA17
15-5C,15-7J QDR2_BY2_3_SA16 R7 SA16
15-4C,15-7J QDR2_BY2_3_SA15 R5 SA15
15-5C,15-6J QDR2_BY2_3_SA14 R4 SA14
15-5C,15-6J QDR2_BY2_3_SA13 R3 SA13
15-6C,15-6J QDR2_BY2_3_SA12 P8 SA12
15-5C,15-6J QDR2_BY2_3_SA11 P7 SA11
15-5C,15-6J QDR2_BY2_3_SA10 P5 SA10
15-4C,15-6J QDR2_BY2_3_SA9 P4 SA9
15-4C,15-6J QDR2_BY2_3_SA8 N7 SA8
15-4C,15-6J QDR2_BY2_3_SA7 N6 SA7
15-6C,15-6J QDR2_BY2_3_SA6 N5 SA6
15-6J,15-9C QDR2_BY2_3_SA5 C7 SA5
15-5J,15-9C QDR2_BY2_3_SA4 C5 SA4
15-5J,15-10C QDR2_BY2_3_SA3 B8 SA3
15-5J,15-10C QDR2_BY2_3_SA2 B4 SA2
15-5J,15-10C QDR2_BY2_3_SA1 A9 SA1
15-5J,15-7C QDR2_BY2_3_SA0 A3 SA0

U17

Q17 P3 QDR2_BY2_3_Q17 D26 QDR2_BY2_3_Q[17]
Q16 N3 QDR2_BY2_3_Q16 C25 QDR2_BY2_3_Q[16]
Q15 L2 QDR2_BY2_3_Q15 B25 QDR2_BY2_3_Q[15]
Q14 K3 QDR2_BY2_3_Q14 C23 QDR2_BY2_3_Q[14]
Q13 G3 QDR2_BY2_3_Q13 C22 QDR2_BY2_3_Q[13]
Q12 F2 QDR2_BY2_3_Q12 A23 QDR2_BY2_3_Q[12]
Q11 E3 QDR2_BY2_3_Q11 C20 QDR2_BY2_3_Q[11]
Q10 D3 QDR2_BY2_3_Q10 B20 QDR2_BY2_3_Q[10]
Q9 B2 QDR2_BY2_3_Q9 C19 QDR2_BY2_3_Q[9]
Q8 B11 QDR2_BY2_3_Q8 B18 QDR2_BY2_3_Q[8]
Q7 C10 QDR2_BY2_3_Q7 A19 QDR2_BY2_3_Q[7]
Q6 E11 QDR2_BY2_3_Q6 C18 QDR2_BY2_3_Q[6]
Q5 F11 QDR2_BY2_3_Q5 A20 QDR2_BY2_3_Q[5]
Q4 J10 QDR2_BY2_3_Q4 A21 QDR2_BY2_3_Q[4]
Q3 K11 QDR2_BY2_3_Q3 B21 QDR2_BY2_3_Q[3]
Q2 L11 QDR2_BY2_3_Q2 B22 QDR2_BY2_3_Q[2]
Q1 M10 QDR2_BY2_3_Q1 B23 QDR2_BY2_3_Q[1]
Q0 P11 QDR2_BY2_3_Q0 A24 QDR2_BY2_3_Q[0]

CQ A11 QDR2_BY2_3_CQ_P 15-9J
CQ# A1 QDR2_BY2_3_CQ_N 15-9J

15-8N QDR2_BY2_3_CQ_P C24 QDR2_BY2_3_CQ
15-8N QDR2_BY2_3_CQ_N D25 D25
15-9F,15-10C QDR2_BY2_3_K_P D14 QDR2_BY2_3_K
15-8F,15-10C QDR2_BY2_3_K_N E14 E14
15-8F,15-10C QDR2_BY2_3_R C15 QDR2_BY2_3_R
15-8C,15-8F QDR2_BY2_3_W F15 QDR2_BY2_3_W
15-8F,15-10C QDR2_BY2_BW D15 QDR2_BY2_BW
15-8F,15-10C QDR3_BY3_BW D16 QDR3_BW

15-6C QDR2_BY2_3_SA21 D31 QDR2_BY2_3_SA[21]
15-7C,15-7F QDR2_BY2_3_SA20 F14 QDR2_BY2_3_SA[20]
15-7F,15-9C QDR2_BY2_3_SA19 A14 QDR2_BY2_3_SA[19]
15-6C,15-7F QDR2_BY2_3_SA18 D27 QDR2_BY2_3_SA[18]
15-6C,15-7F QDR2_BY2_3_SA17 A30 QDR2_BY2_3_SA[17]
15-5C,15-7F QDR2_BY2_3_SA16 B30 QDR2_BY2_3_SA[16]
15-4C,15-7F QDR2_BY2_3_SA15 C30 QDR2_BY2_3_SA[15]
15-5C,15-7F QDR2_BY2_3_SA14 B31 QDR2_BY2_3_SA[14]
15-5C,15-7F QDR2_BY2_3_SA13 D30 QDR2_BY2_3_SA[13]
15-6C,15-6F QDR2_BY2_3_SA12 B26 QDR2_BY2_3_SA[12]
15-5C,15-6F QDR2_BY2_3_SA11 A29 QDR2_BY2_3_SA[11]
15-5C,15-6F QDR2_BY2_3_SA10 D29 QDR2_BY2_3_SA[10]
15-4C,15-6F QDR2_BY2_3_SA9 A31 QDR2_BY2_3_SA[9]
15-4C,15-6F QDR2_BY2_3_SA8 D17 QDR2_BY2_3_SA[8]
15-4C,15-6F QDR2_BY2_3_SA7 C27 QDR2_BY2_3_SA[7]
15-6C,15-6F QDR2_BY2_3_SA6 C28 QDR2_BY2_3_SA[6]
15-6F,15-9C QDR2_BY2_3_SA5 E16 QDR2_BY2_3_SA[5]
15-6F,15-9C QDR2_BY2_3_SA4 E17 QDR2_BY2_3_SA[4]
15-6F,15-10C QDR2_BY2_3_SA3 A15 QDR2_BY2_3_SA[3]
15-5F,15-10C QDR2_BY2_3_SA2 B15 QDR2_BY2_3_SA[2]
15-5F,15-10C QDR2_BY2_3_SA1 C14 QDR2_BY2_3_SA[1]
15-5F,15-7C QDR2_BY2_3_SA0 B16 QDR2_BY2_3_SA[0]
15-8F QDR2_BY2_3_DLL_OFF D20 QDR2_BY2_3_DLL_OFF

BANKS=5, 23

U15
R102 10K
GND

QDR2_BY2_3_Q[17] F24 QDR2_BY2_3_D17 15-6C,15-11F
QDR2_BY2_3_Q[16] F23 QDR2_BY2_3_D16 15-7C,15-10F
QDR2_BY2_3_Q[15] E23 QDR2_BY2_3_D15 15-7C,15-10F
QDR2_BY2_3_Q[14] E22 QDR2_BY2_3_D14 15-7C,15-10F
QDR2_BY2_3_Q[13] D22 QDR2_BY2_3_D13 15-8C,15-10F
QDR2_BY2_3_Q[12] E21 QDR2_BY2_3_D12 15-8C,15-10F
QDR2_BY2_3_Q[11] D21 QDR2_BY2_3_D11 15-9C,15-10F
QDR2_BY2_3_Q[10] F18 QDR2_BY2_3_D10 15-8C,15-10F
QDR2_BY2_3_Q[9] A16 QDR2_BY2_3_D9 15-8C,15-10F
QDR2_BY2_3_Q[8] B17 QDR2_BY2_3_D8 15-9C,15-10F
QDR2_BY2_3_Q[7] C17 QDR2_BY2_3_D7 15-9C,15-10F
QDR2_BY2_3_Q[6] D17 QDR2_BY2_3_D6 15-9C,15-9F
QDR2_BY2_3_Q[5] F16 QDR2_BY2_3_D5 15-8C,15-9F
QDR2_BY2_3_Q[4] E19 QDR2_BY2_3_D4 15-8C,15-9F
QDR2_BY2_3_Q[3] F20 QDR2_BY2_3_D3 15-7C,15-9F
QDR2_BY2_3_Q[2] G20 QDR2_BY2_3_D2 15-4C,15-9F
QDR2_BY2_3_Q[1] F21 QDR2_BY2_3_D1 15-4C,15-9F
QDR2_BY2_3_Q[0] G21 QDR2_BY2_3_D0 15-5C,15-9F

QDR2_BY2_3_QVLD A25 QDR2_BY2_3_QVLD 15-8F

VREF_QDR_BY2_3
QDR_BY2_3_VREF_3 G18
QDR_BY2_3_VREF_2 F19
QDR_BY2_3_VREF_1 A28
QDR_BY2_3_VREF A18
C56 10NF 25V
C55 10NF 25V
C50 10NF 25V
C46 10NF 25V
GND

1V5
VRP_5 D19 RS1 49.9R
VRN_5 E18 RS2 49.9R
VRP_23 B28 R151 49.9R
VRN_23 C29 R152 49.9R
GND

1V5
1V5_5_2 F17
1V5_5_1 C16
1V5_5 B19
1V5_23_2 G24
1V5_23_1 F27
1V5_23 C26
C85 220NF 6.3V
C86 220NF 6.3V
C87 220NF 6.3V
C88 470UF 6V
C89 470UF 6V
GND

5V
1V5
C58 4U7F 10V
C59 10UF 16V
GND

U16
R53 10K
R54 10K
18 VIN
2 VLDOIN
1 VLDOSNS
7 S3
9 S5
17 PPAD
5 GND
4 PGND
VTT 3
VTTSNS 5
VTTREF 6
C57 100NF 10V
C84 10UF 16V
C69 10UF 16V
GND
VTT_QDR_BY2_3

GND and PGND (Power GND) should be isolated,
with a single point connection between them.

QDR2_BY0_1_TDO 14-5H QDR2_BY0_1_TDO R11 TDI
QDR2_TMS 14-5K QDR2_TMS R10 TMS
QDR2_TCK 14-5F QDR2_TCK R2 TCK
TDO R1 QDR2_BY2_3_TDO
QDR2P_JTAG

1V5
1V8
VREF_QDR_BY2_3

VDDQ15 L8
VDDQ14 L4
VDDQ13 K8
VDDQ12 K4
VDDQ11 J8
VDDQ10 J4
VDDQ9 H9
VDDQ8 H8
VDDQ7 H4
VDDQ6 H3
VDDQ5 G8
VDDQ4 G4
VDDQ3 F9
VDDQ2 F4
VDDQ1 E8
VDDQ0 E4
VDD9 K7
VDD8 J7
VDD7 J5
VDD6 H7
VDD5 H5
VDD4 G7
VDD3 G5
VDD2 F7
VDD1 F5
VDD0 H2
VREF1 H10
VREF0

QDR2P_POWER

U17

VSS24 N8
VSS23 M4
VSS22 M8
VSS21 K7
VSS20 K6
VSS19 K5
VSS18 K4
VSS17 L7
VSS16 L6
VSS15 L5
VSS14 K6
VSS13 J6
VSS12 H6
VSS11 G6
VSS10 F6
VSS9 E7
VSS8 E6
VSS7 E5
VSS6 D8
VSS5 D7
VSS4 D6
VSS3 D5
VSS2 D4
VSS1 C8
VSS0 C4

GND

1V8
CP5 100NF
CP6 100NF
CP7 100NF
GND

ROACH/iBOB2	ROACH_QDR2P_BY2_3
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
6-19-2008_14:43 PATH PATH	DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET 15 OF 25

TBD

VALID CONFIGURATION MODES

Configuration Mode	M[2:0]	Bus Width	CCLK Direction
Master Serial	000	1	Output
Master SPI	001	1	Output
Master BPI-Up	010	8, 16	Output
Master BPI-Down	011	8, 16	Output
Master SelectMAP	100	8, 16	Output
JTAG	101	1	Input (TCK)
Slave SelectMAP	110	8, 16, 32	Input
Slave Serial	111	1	Input





ROACH/iBOB2	**ROACH_CONFIG**
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET 16 OF 25
6-19-2008_14:43 PATH PATH	















REMOVED 1.8V AND 1.5V REGULATORS, CONNECTED TO V5 RAILS

REMOVED VTT AND VREF - INCLUDED ON ROACH_PPC_DDR2

ROACH/iBOB2	**ROACH_PPC_POWER_1**
COLLABORATORS: **CASPER GROUP, UC BERKELEY** **NRAO, SOCORRO** **meerKAT, CAPE TOWN** http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 — REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE MW DRAWN: F KAPP — APPR: CHECKED: E BAUERMEISTER — SHEET: 17 OF 25
6-19-2008_14:43 PATH PATH	

REMOVED 3V3 GENERATION



REMOVED +12V GENERATION

REMOVED -12V GENERATION

REMOVED +1V GENERATION

REMOVED +2V5 GENERATION

ROACH/iBOB2	ROACH_PPC_POWER_2
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 · REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW DRAWN: F KAPP · APPR: CHECKED: E BAUERMEISTER · SHEET: 18 OF 25
6-19-2008_14:43 PATH PATH	



PCI BUS NOT IMPLEMENTED

ROACH/iBOB2	**ROACH_PPC_PCI**
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
6-19-2008_14:43 PATH PATH	DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET 19 OF 25



JUMPER DEFAULTS

JP10, JP11	2 - 3	PHY ADD0 = 1
JP12, JP13	1 - 2	Adertised Modes 1000BASE-T, 100BASE-TX, 10BASE-T
JP14, JP15	1 - 2	
JP16, JP17	2 - 3	FULL DUPLEX
JP18, JP19	2 - 3	AUTO NEGOTIATION ENABLED
JP20-23	1 - 2	PHY ADD4:1 = 1111

ROACH/iBOB2	ROACH_PPC_ETH1
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET: 20 OF 25
6-19-2008_14:43	
PATH PATH	

U1
USB 2.0 DEVICE
440EPX

USB2CLK — A5 — NC

SECOND USB INTERFACE NOT IMPLEMENTED

NOTE:
SX95T_D_IN_0 ON SHEET 25, GPIO10

GPIO28/USB2TXVAL	C6	NC	SX95T_D_OUT_BUSY_0	SX95T_D_OUT_BUSY_0 1-1G,1-3F,1-7G,16-4B,24-7C
USB2TXRDY_REFEN	B6			
USB2RXACT_HOLDREQ_RCVINH	D7	NC		
USB2RXVAL_LEAKTEST2	C8	NC		
GPIO27/USB2RXERR_EXTREQ#	A4		SX95T_DONE_0	SX95T_DONE_0 1-1M,1-3F,1-7G
GPIO30/USB2XCVRSEL_EXTACK#	M3		SX95T_INIT_B_0	SX95T_INIT_B_0 1-1M,1-3F,1-7G,24-9F
GPIO31/USB2TERMSEL_BUSREQ	P4			
USB2LS0_DRVINH1	R2	NC	SX95T_M0_0	SX95T_M0_0 1-1G,1-3F,1-7G,16-3B,24-7F
USB2LS1_LEAKTEST_HOLDPRI	P1	NC		
GPIO32/USB2OM0	R3		SX95T_M1_0	SX95T_M1_0 1-1G,1-3F,1-7G,16-3B,24-7F
GPIO33/USB2OM1	R4			
GPIO29/USB2SUSP_HOLDACK	C5		SX95T_M2_0	SX95T_M2_0 1-1G,1-3F,1-7G,16-3B,24-7F
			SX95T_PROGRAM_B_0	SX95T_PROGRAM_B_0 1-1M,1-3F,1-7C,16-3B,24-10C

NOTE:
USB HOST ONLY

USB 2.0 PHY
HOST/DEVICE

USB2XCVR — J2 — USB2_XCVR_D+
USB2XCVR# — J1 — USB2_XCVR_D-
USB2REXT — L3 — R182 3K4 0402 — GND
USB2XTAL — N2
USB2XTAL# — N3

CLK_USB2_48MHZ
1-3B,1-3L,23-4G
CLK_USB2_48MHZ

5V — PTC1 1206L050 500MA — 1 — 2

C614 220UF 10V
C612 100NF 10V
C613 1NF 50V

CRITICAL PLACEMENT
Place SP2 very close to P6

SP2 SOT23 PGB102ST23WR
PGB102ST23WR SP2

P6 NONE 1X4 USBA
1 VCC
2 D-
3 D+
4 GND
5
6
292303-1

VR4 0603 5.5V 20A

GND

ROACH/iBOB2	**ROACH_PPC_USB**
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
6-19-2008_14:43 PATH PATH	DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET 21 OF 25

DDR_PA[15:0]

DDR_PDQ[63:0]

PPC_ECC[7:0]

VTT ISLAND WITH DECOUPLING AND TERMINATION IN COMPACT ARRANGEMENT

DDR SDRAM

U1 — 440EPX

DDR_PDQ0	AB2	MEMDATA00	AM5
DDR_PDQ1	AP22	MEMDATA01	AP4
DDR_PDQ2	AM20	MEMDATA02	AM3
DDR_PDQ3	AL20	MEMDATA03	AM6
DDR_PDQ4	AL22	MEMDATA04	AP6
DDR_PDQ5	AM22	MEMDATA05	AN6
DDR_PDQ6	AM21	MEMDATA06	AL7
DDR_PDQ7	AP21	MEMDATA07	AN7
DDR_PDQ8	AP20	MEMDATA08	AN2
DDR_PDQ9	AL18	MEMDATA09	AP2
DDR_PDQ10	AN17	MEMDATA10	AL2
DDR_PDQ11	AP17	MEMDATA11	AL6
DDR_PDQ12	AN20	MEMDATA12	AN8
DDR_PDQ13	AP18	MEMDATA13	AN4
DDR_PDQ14	AN18	MEMDATA14	
DDR_PDQ15	AP16	MEMDATA15	
DDR_PDQ16	AM16	MEMDATA16	
DDR_PDQ17	AP19	MEMDATA17	
DDR_PDQ18	AP14	MEMDATA18	
DDR_PDQ19	AL17	MEMDATA19	
DDR_PDQ20	AM17	MEMDATA20	
DDR_PDQ21	AN15	MEMDATA21	
DDR_PDQ22	AM15	MEMDATA22	
DDR_PDQ23	AM13	MEMDATA23	
DDR_PDQ24	AP13	MEMDATA24	
DDR_PDQ25	AN13	MEMDATA25	
DDR_PDQ26	AP12	MEMDATA26	
DDR_PDQ27	AL12	MEMDATA27	
DDR_PDQ28	AM14	MEMDATA28	
DDR_PDQ29	AM12	MEMDATA29	
DDR_PDQ30	AL13	MEMDATA30	
DDR_PDQ31	AM11	MEMDATA31	
DDR_PDQ32	AP3	MEMDATA32	
DDR_PDQ33	AP1	MEMDATA33	
DDR_PDQ34	AM4	MEMDATA34	
DDR_PDQ35	AN3	MEMDATA35	
DDR_PDQ36	AN1	MEMDATA36	
DDR_PDQ37	AP7	MEMDATA37	
DDR_PDQ38	AM7	MEMDATA38	
DDR_PDQ39	AN5	MEMDATA39	
DDR_PDQ40	AM1	MEMDATA40	
DDR_PDQ41	AL4	MEMDATA41	
DDR_PDQ42	AL3	MEMDATA42	
DDR_PDQ43	AL5	MEMDATA43	
DDR_PDQ44	AM2	MEMDATA44	
DDR_PDQ45	AL1	MEMDATA45	
DDR_PDQ46	AB1	MEMDATA46	
DDR_PDQ47	AB3	MEMDATA47	
DDR_PDQ48	Y3	MEMDATA48	
DDR_PDQ49	Y2	MEMDATA49	
DDR_PDQ50	Y4	MEMDATA50	
DDR_PDQ51	Y5	MEMDATA51	
DDR_PDQ52	AA2	MEMDATA52	
DDR_PDQ53	AA1	MEMDATA53	
DDR_PDQ54	W3	MEMDATA54	
DDR_PDQ55	W1	MEMDATA55	
DDR_PDQ56	V1	MEMDATA56	
DDR_PDQ57	U2	MEMDATA57	
DDR_PDQ58	T4	MEMDATA58	
DDR_PDQ59	R1	MEMDATA59	
DDR_PDQ60	V3	MEMDATA60	
DDR_PDQ61	V5	MEMDATA61	
DDR_PDQ62	T3	MEMDATA62	
DDR_PDQ63	T1	MEMDATA63	

DDR_PA0	AM5	MEMADDR00	
DDR_PA1	AP4	MEMADDR01	
DDR_PA2	AM3	MEMADDR02	
DDR_PA3	AM6	MEMADDR03	
DDR_PA4	AP6	MEMADDR04	
DDR_PA5	AN6	MEMADDR05	
DDR_PA6	AL7	MEMADDR06	
DDR_PA7	AN7	MEMADDR07	
DDR_PA8	AN2	MEMADDR08	
DDR_PA9	AP2	MEMADDR09	
DDR_PA10	AL2	MEMADDR10	
DDR_PA11	AL6	MEMADDR11	
DDR_PA12	AN8	MEMADDR12	
DDR_PA13	AN4	MEMADDR13	
DDR_PBA0	AJ3	BA0	
DDR_PBA1	AK3	BA1	
DDR_PBA2	AP8	BA2	
DDR_PRAS#	AJ4	RAS#	
DDR_PCAS#	AK4	CAS#	
DDR_PWE#	AJ2	WE#	

22-7L,22-8K / 22-8K,22-8L / 22-8K,22-10L / 22-7K,22-7L / 22-7L,22-8K / 22-3K,22-7L

DDR_PDM0	AL21	DM0	
DDR_PDM1	AP18	DM1	
DDR_PDM2	AP15	DM2	
DDR_PDM3	AL14	DM3	
DDR_PDM4	AD4	DM4	
DDR_PDM5	AB3	DM5	
DDR_PDM6	Y3	DM6	
DDR_PDM7	V3	DM7	
DDR_PDM8	AH18	DM8	

22-5K / 22-6K / 22-6K / 22-6K / 22-6K / 22-6K / 22-6K / 22-6K / 22-6K

DDR_PDQS0	AR21	DQS0	
DDR_PDQS1	AM19	DQS1	
DDR_PDQS2	AL15	DQS2	
DDR_PDQS3	AM13	DQS3	
DDR_PDQS4	AE3	DQS4	
DDR_PDQS5	AB4	DQS5	
DDR_PDQS6	W4	DQS6	
DDR_PDQS7	U4	DQS7	
DDR_PDQS8	AP10	DQS8	

22-4K / 22-4K / 22-4K / 22-4K / 22-4K / 22-5K / 22-5K / 22-5K / 22-5K

DDR_PODT0	AN3	MEMDT0	
DDR_PODT1	AG1	MEMDT1	

22-7L / 22-6L

DDR_PCS0#	AN2	BANKSEL#0	
DDR_PCS1#	AM1	BANKSEL#1	

22-3K,22-7L / 22-3K,22-7L

DDR_PCKE	AN9	MEMCLKEN	

22-6K,22-11L

DDR_PCLKOUT	AL1	MEMCLKOUT	
DDR_PCLKOUT#	AK1	MEMCLKOUT#	

22-2A / 22-2A

PPC_ECC0	AM11	ECC0	
PPC_ECC1	AL11	ECC1	
PPC_ECC2	AN9	ECC2	
PPC_ECC3	AL9	ECC3	
PPC_ECC4	AM11	ECC4	
PPC_ECC5	AN11	ECC5	
PPC_ECC6	AM10	ECC6	
PPC_ECC7	AP9	ECC7	

	AF1	SVREF1A	
	AL10	SVREF1B	
	AF4	SVREF2A	
	AL19	SVREF2B	

Place parts as close to CPU as possible

C150 0.1UF; C149 0.1UF; C151 0.1UF 0402; C152 0.1UF 0402; C148 10UF 16V 0402

5V; 1V8

U32 TPS51100DGQ

VIN	10		
VLDOIN	2		
VDDQSNS	1		
S3	7		
S5	8		
VTT	3		
VTTSNS	5		
VTTREF	6		
PPAD	11		
GND	9		
PGND	4		

R230 10K; R229 10K; R6 120R

C459 4U7F 10V; C456 10UF 16V; C453 100NF 10V; C21 22PF; C457 10UF 16V; C458 10UF 16V

DDR_VREF_0V9; DDR_VTT

L17 0603 1000OHM 1.5A

C329 4U7F 10V; C300 100NF 10V; C63 100NF 25V

VDDQ1 6; VDDQ2 15; VDDQ3 23; VDDQ4 31; VDDQ5 36; VDDQ6 44; VDDQ7 52; VDDQ8 60

AVDD	8		
AGND	7		
OE	22		
OS	21		
CLK	4		
CLK#	5		
FBIN	27		
FBIN#	26		
GND1	18		
GND2	41		

R167 10K; R168 120R; R169 120R

DDR_PCLKOUT0; DDR_PCLKOUT; DDR_PCLKOUT#

CDCU877ARHAT

Y0	38	DDR_PCLKOUT0	
Y0#	37	DDR_PCLKOUT0#	
Y1	39	DDR_PCLKOUT1	
Y1#	40	DDR_PCLKOUT1#	
Y2	3	DDR_PCLKOUT2	
Y2#	2	DDR_PCLKOUT2#	
Y3	11	NC	
Y3#	12	NC	
Y4	14	NC	
Y4#	13	NC	
Y5	34	NC	
Y5#	35	NC	
Y6	33	NC	
Y6#	32	NC	
Y7	29	NC	
Y7#	30	NC	
Y8	19	NC	
Y8#	18	NC	
Y9	16	NC	
Y9#	17	NC	
FBOUT	24		
FBOUT#	25		

FBOUT#; FBOUT

J8

DDR2_DIMM_CB7	168	PPC_ECC7	
DDR2_DIMM_CB6	167	PPC_ECC6	
DDR2_DIMM_CB5	162	PPC_ECC5	
DDR2_DIMM_CB4	161	PPC_ECC4	
DDR2_DIMM_CB3	49	PPC_ECC3	
DDR2_DIMM_CB2	48	PPC_ECC2	
DDR2_DIMM_CB1	43	PPC_ECC1	
DDR2_DIMM_CB0	42	PPC_ECC0	
DDR2_DIMM_DQ[63]	236	DDR_PDQ63	
DDR2_DIMM_DQ[62]	235	DDR_PDQ62	
DDR2_DIMM_DQ[61]	230	DDR_PDQ61	
DDR2_DIMM_DQ[60]	229	DDR_PDQ60	
DDR2_DIMM_DQ[59]	117	DDR_PDQ59	
DDR2_DIMM_DQ[58]	116	DDR_PDQ58	
DDR2_DIMM_DQ[57]	111	DDR_PDQ57	
DDR2_DIMM_DQ[56]	110	DDR_PDQ56	
DDR2_DIMM_DQ[55]	227	DDR_PDQ55	
DDR2_DIMM_DQ[54]	226	DDR_PDQ54	
DDR2_DIMM_DQ[53]	218	DDR_PDQ53	
DDR2_DIMM_DQ[52]	217	DDR_PDQ52	
DDR2_DIMM_DQ[51]	108	DDR_PDQ51	
DDR2_DIMM_DQ[50]	107	DDR_PDQ50	
DDR2_DIMM_DQ[49]	99	DDR_PDQ49	
DDR2_DIMM_DQ[48]	98	DDR_PDQ48	
DDR2_DIMM_DQ[47]	215	DDR_PDQ47	
DDR2_DIMM_DQ[46]	214	DDR_PDQ46	
DDR2_DIMM_DQ[45]	209	DDR_PDQ45	
DDR2_DIMM_DQ[44]	208	DDR_PDQ44	
DDR2_DIMM_DQ[43]	96	DDR_PDQ43	
DDR2_DIMM_DQ[42]	95	DDR_PDQ42	
DDR2_DIMM_DQ[41]	90	DDR_PDQ41	
DDR2_DIMM_DQ[40]	89	DDR_PDQ40	
DDR2_DIMM_DQ[39]	206	DDR_PDQ39	
DDR2_DIMM_DQ[38]	205	DDR_PDQ38	
DDR2_DIMM_DQ[37]	200	DDR_PDQ37	
DDR2_DIMM_DQ[36]	199	DDR_PDQ36	
DDR2_DIMM_DQ[35]	87	DDR_PDQ35	
DDR2_DIMM_DQ[34]	86	DDR_PDQ34	
DDR2_DIMM_DQ[33]	81	DDR_PDQ33	
DDR2_DIMM_DQ[32]	80	DDR_PDQ32	
DDR2_DIMM_DQ[31]	159	DDR_PDQ31	
DDR2_DIMM_DQ[30]	158	DDR_PDQ30	
DDR2_DIMM_DQ[29]	153	DDR_PDQ29	
DDR2_DIMM_DQ[28]	152	DDR_PDQ28	
DDR2_DIMM_DQ[27]	40	DDR_PDQ27	
DDR2_DIMM_DQ[26]	39	DDR_PDQ26	
DDR2_DIMM_DQ[25]	34	DDR_PDQ25	
DDR2_DIMM_DQ[24]	33	DDR_PDQ24	
DDR2_DIMM_DQ[23]	150	DDR_PDQ23	
DDR2_DIMM_DQ[22]	149	DDR_PDQ22	
DDR2_DIMM_DQ[21]	144	DDR_PDQ21	
DDR2_DIMM_DQ[20]	143	DDR_PDQ20	
DDR2_DIMM_DQ[19]	31	DDR_PDQ19	
DDR2_DIMM_DQ[18]	30	DDR_PDQ18	
DDR2_DIMM_DQ[17]	25	DDR_PDQ17	
DDR2_DIMM_DQ[16]	24	DDR_PDQ16	
DDR2_DIMM_DQ[15]	141	DDR_PDQ15	
DDR2_DIMM_DQ[14]	140	DDR_PDQ14	
DDR2_DIMM_DQ[13]	132	DDR_PDQ13	
DDR2_DIMM_DQ[12]	131	DDR_PDQ12	
DDR2_DIMM_DQ[11]	22	DDR_PDQ11	
DDR2_DIMM_DQ[10]	21	DDR_PDQ10	
DDR2_DIMM_DQ[9]	13	DDR_PDQ9	
DDR2_DIMM_DQ[8]	12	DDR_PDQ8	
DDR2_DIMM_DQ[7]	129	DDR_PDQ7	
DDR2_DIMM_DQ[6]	128	DDR_PDQ6	
DDR2_DIMM_DQ[5]	123	DDR_PDQ5	
DDR2_DIMM_DQ[4]	122	DDR_PDQ4	
DDR2_DIMM_DQ[3]	10	DDR_PDQ3	
DDR2_DIMM_DQ[2]	9	DDR_PDQ2	
DDR2_DIMM_DQ[1]	4	DDR_PDQ1	
DDR2_DIMM_DQ[0]	3	DDR_PDQ0	
DDR2_DIMM_SA2	101		
DDR2_DIMM_SA1	240		
DDR2_DIMM_SA0	239		
DDR2_DIMM_SCL	120	I2C0_SCLK	1-2B,1-5L,1-9B,2-2P,2S-5A
DDR2_DIMM_SDA	119	I2C0_SDATA	1-2B,1-5L,1-9E

879160001

DDR2_DIMM_A[15]	173	DDR_PA15	
DDR2_DIMM_A[14]	174	DDR_PA14	
DDR2_DIMM_A[13]	196	DDR_PA13	
DDR2_DIMM_A[12]	176	DDR_PA12	
DDR2_DIMM_A[11]	57	DDR_PA11	
DDR2_DIMM_A[10]	70	DDR_PA10	
DDR2_DIMM_A[9]	177	DDR_PA9	
DDR2_DIMM_A[8]	179	DDR_PA8	
DDR2_DIMM_A[7]	58	DDR_PA7	
DDR2_DIMM_A[6]	180	DDR_PA6	
DDR2_DIMM_A[5]	60	DDR_PA5	
DDR2_DIMM_A[4]	61	DDR_PA4	
DDR2_DIMM_A[3]	182	DDR_PA3	
DDR2_DIMM_A[2]	63	DDR_PA2	
DDR2_DIMM_A[1]	183	DDR_PA1	
DDR2_DIMM_A[0]	188	DDR_PA0	
DDR2_DIMM_BA[2]	54	DDR_PBA2	22-9D,22-10L
DDR2_DIMM_BA[1]	190	DDR_PBA1	22-8L,22-9D
DDR2_DIMM_BA[0]	71	DDR_PBA0	22-7L,22-9D
DDR2_DIMM_CAS#	74	DDR_PCAS#	22-7L,22-9D
DDR2_DIMM_RAS#	192	DDR_PRAS#	22-7L,22-9D
DDR2_DIMM_CK_P[2]	220	DDR_PCLKOUT2	
DDR2_DIMM_CK_N[2]	221	DDR_PCLKOUT2#	
DDR2_DIMM_CK_P[1]	137	DDR_PCLKOUT1	
DDR2_DIMM_CK_N[1]	138	DDR_PCLKOUT1#	
DDR2_DIMM_CK_P[0]	185	DDR_PCLKOUT0	
DDR2_DIMM_CK_N[0]	186	DDR_PCLKOUT0#	
DDR2_DIMM_CKE[1]	171	NC	
DDR2_DIMM_CKE[0]	52	DDR_PCKE	22-8D,22-11L
DDR2_DIMM_DM_CB	164	DDR_PDM8	22-8D
DDR2_DIMM_DM[7]	232	DDR_PDM7	22-8D
DDR2_DIMM_DM[6]	223	DDR_PDM6	22-9D
DDR2_DIMM_DM[5]	211	DDR_PDM5	22-9D
DDR2_DIMM_DM[4]	202	DDR_PDM4	22-9D
DDR2_DIMM_DM[3]	155	DDR_PDM3	22-9D
DDR2_DIMM_DM[2]	146	DDR_PDM2	22-9D
DDR2_DIMM_DM[1]	134	DDR_PDM1	22-9D
DDR2_DIMM_DM[0]	125	DDR_PDM0	22-9D
DDR2_DIMM_DQS_CB_P	46	DDR_PDQS8	22-8D
DDR2_DIMM_DQS_CB_N	45	NC	
DDR2_DIMM_DQS_P[7]	114	DDR_PDQS7	22-8D
DDR2_DIMM_DQS_N[7]	113	NC	
DDR2_DIMM_DQS_P[6]	105	DDR_PDQS6	22-8D
DDR2_DIMM_DQS_N[6]	104	NC	
DDR2_DIMM_DQS_P[5]	93	DDR_PDQS5	22-8D
DDR2_DIMM_DQS_N[5]	92	NC	
DDR2_DIMM_DQS_P[4]	84	DDR_PDQS4	22-8D
DDR2_DIMM_DQS_N[4]	83	NC	
DDR2_DIMM_DQS_P[3]	37	DDR_PDQS3	22-8D
DDR2_DIMM_DQS_N[3]	36	NC	
DDR2_DIMM_DQS_P[2]	28	DDR_PDQS2	22-8D
DDR2_DIMM_DQS_N[2]	27	NC	
DDR2_DIMM_DQS_P[1]	16	DDR_PDQS1	22-8D
DDR2_DIMM_DQS_N[1]	15	NC	
DDR2_DIMM_DQS_P[0]	7	DDR_PDQS0	22-8D
DDR2_DIMM_DQS_N[0]	6	NC	
DDR2_DIMM_WE#	73	DDR_PWE#	22-7L,22-9D
DDR2_DIMM_ODT[1]	77	DDR_PODT1	
DDR2_DIMM_ODT[0]	195	DDR_PODT0	
DDR2_DIMM_RESET#	18	PPC_DDR2_RESET_N	1-2B,1-2M,24-10F
DDR2_DIMM_S#[1]	76	DDR_PCS1#	22-7L,22-8D
DDR2_DIMM_S#[0]	193	DDR_PCS0#	22-7L,22-8D
PAR_OUT	55	PPC_DDR2_ERROR	1
PAR_IN	68	PAR_IN	1

C313 5PF 50V; C308 5PF 50V; C455 5PF 50V

R226 4K7; R225 4K7; PPC_DDR2_RESET_N

TP4; TP5

22-8K,22-8D: DDR_PCKE, DDR_PA15, DDR_PA14, DDR_PBA2

RP24: DDR_PA12, DDR_PA11, DDR_PA9, NC

RP23: DDR_PA7, DDR_PA8, DDR_PA6, DDR_PA5

RP22: DDR_PA4, DDR_PA3, DDR_PA1, DDR_PA2

RP21: DDR_PA0, DDR_PBA1, DDR_PA10, DDR_PBA0

RP25: DDR_PRAS#, DDR_PWE#, DDR_PCS0#, DDR_PCAS#

RP26: DDR_PCS1#, DDR_PODT0, DDR_PA13, DDR_PODT1

RP19: 22-8D

CP26; CP28; CP29; CP30; CP32; CP31; CP33; GND

J8

VSS_64	237		
VSS_63	234		
VSS_62	231		
VSS_61	228		
VSS_60	225		
VSS_59	222		
VSS_58	219		
VSS_57	216		
VSS_56	213		
VSS_55	210		
VSS_54	207		
VSS_53	204		
VSS_52	201		
VSS_51	198		
VSS_50	169		
VSS_49	166		
VSS_48	163		
VSS_47	160		
VSS_46	157		
VSS_45	154		
VSS_44	151		
VSS_43	148		
VSS_42	145		
VSS_41	142		
VSS_40	139		
VSS_39	136		
VSS_38	133		
VSS_37	130		
VSS_36	127		
VSS_35	124		
VSS_34	121		
VSS_33	118		
VSS_32	115		
VSS_31	112		
VSS_30	109		
VSS_29	106		
VSS_28	103		
VSS_27	100		
VSS_26	97		
VSS_25	94		
VSS_24	91		
VSS_23	88		
VSS_22	85		
VSS_21	82		
VSS_20	79		
VSS_19	66		
VSS_18	65		
VSS_17	50		
VSS_16	47		
VSS_15	44		
VSS_14	41		
VSS_13	38		
VSS_12	35		
VSS_11	32		
VSS_10	29		
VSS_9	26		
VSS_8	23		
VSS_7	20		
VSS_6	17		
VSS_5	14		
VSS_4	11		
VSS_3	8		
VSS_2	5		
VSS_1	2		
VDD_11	187		
VDD_10	184		
VDD_9	178		
VDD_8	172		
VDD_7	69		
VDD_6	67		
VDD_5	64		
VDD_4	59		
VDD_3	53		
VDD_2	187		
VDD_1	184		
VDDQ_11	178		
VDDQ_10	172		
VDDQ_9	69		
VDDQ_8	67		
VDDQ_7	64		
VDDQ_6	59		
VDDQ_5	53		
VDDQ_4	187		
VDDQ_3	184		
VDDQ_2	178		
VDDQ_1	172		
VDDSPD	238		
VREF	1		

879160001

DDR_VREF_0V9; 3V3; 1V8

C632 100NF 10V; C633 10NF 25V; C454 100NF 10V; C434 10NF 25V; C439 100NF 10V; C443 10NF 25V; C431 100NF 10V; C444 10NF 25V; C436 100NF 10V; C445 10NF 25V; C435 100NF 10V; C446 10NF 25V

C438 100NF 10V; C451 10NF 25V; C437 100NF 10V; C452 10NF 25V; C439 100NF 10V; C449 10NF 25V; C440 100NF 10V; C450 10NF 25V; C441 100NF 10V; C448 10NF 25V; C442 100NF 10V; C447 10NF 25V

PLACE NEAREST DDR2 MODULE PINS

PPC DDR2 LAYOUT NOTES

ROUTE ALL DDR CLOCKS AS LENGTH MATCHED ONLY
ROUTE DDR_PCLKOUT NETS 500PS LONGER THAN ADDR, CMD CTRL SIGNAL NETS To compensate for additional loading when using unbuffered DIMM's See P84 of PPC440EPx for more information
DDR_PCLKOUT NETS CAN BE SWAPPED ON CLOCK BUFFER FOR ROUTING
FBOUT NETS LENGTH MATCHED TO DDR_PCLKn NETS
ALL DQ, DQS, DM, ADDR, CMD AND CTRL LINES LENGTH MATCHED
U6 THERMAL TAB TO BE CONNECTED TO GND PLANE WITH THERMAL VIAS

PowerPC DRAM Interface:

DDR2 240 pin DIMM
72 bit ECC
Unbuffered and Registered DIMMs supported
Up to 2GB supported
CAS Latencies: 2, 2.5 or 3
Clock Frequencies: 133MHz to 166MHz
Single Ended Strobes

ROACH/iBOB2	ROACH_PPC_DDR2
COLLABORATORS: CASPER GROUP, UC BERKELEY NRAO, SOCORRO meerKAT, CAPE TOWN http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001 REVISION: A DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW DRAWN: F KAPP APPR: CHECKED: E BAUERMEISTER SHEET: 22 OF 25
6-19-2008_14:43 PATH PATH	

PWR_GOOD
1-2G,1-3H,24-8R

3V3

PWR_GOOD monitors the +1.0v, 1V5, 1V8, 2V5, and 3V3 supplies

U31
SOT-23-5
MIC2779A-29

RESET_PORH
1-2D,1-3L,1-5G,24-5M,25-5G

RESET_PB_POR#
1-2M,1-3H,24-7F

Critical Placement and Route
Clock Rules:

Clock Rules:
CLK_UART_11.0592mhz = as short as possible
Clk_3V3_33mhz = as short as possible
CLK_CPLD_33mhz = CLK_SYS_33mhz

U9
CY22381FX_8I31

PLACE NEAR U9

SEL_SYSCLK
1-1M,1-3H,24-10F

CLK_UART_11_0592MHZ
1-3L,1-5G,25-3B

UART:11.0592MHZ

SYSTEM:33MHZ

CLK_CPLD_33MHZ
1-1G,1-2L,24-8C

CPLD:33MHZ

CLK_SYS_33MHZ

CLK_TMRCLK
1-1M,1-3H,24-10C

SYSERR
1-1G,1-3L,24-10C

PPC_THERMONA
1-3L,1-9E,2-6L

PPC_THERMONB
1-3L,1-9E,2-4L

U1
SYSTEM INTERRUPTS
440EPX
PPC440EPX-NTA533T

IRQ0-9 have programmable polarity per section 10.5.7 (UIC0_PR) 440ep user manual

MONITOR_INT
1-3H,1-9E,2-1P

VS_INT#
1-3H,1-5L,25-8Q

STTM_ALERT
1-3H,1-5L,25-2B

GPIO44
1-3L

SX95T_TDI
1-3L,1-7C,16-2L

SX95T_TCK
1-3L,1-7C,16-2L

SX95T_TMS
1-3L,1-7C,16-2L

SX95T_TDO
1-3H,1-7G,16-2L

NO POP
RO1 - RO5

Critical Placement and Route
Clock Rules:

Clock Rules:
CLK_PCI3_66/33mhz = as short as possible
CLK_PCI2_66/33mhz = Clk_PCI3_66/33mhz
CLK_PCI1_66/33mhz = Clk_PCI2_66/33mhz + 2.5"
CLK_GETH0_25mhz = as short as possible
CLK_GETH1_25mhz = Clk_GETH0_25mhz
CLK_CPLD_50mhz = as short as possible
CLK_USB2.0_48mhz = as short as possible
CLK_USB2.0_12mhz = as short as possible

U24
CY22393FZX_8I51

CLK_SEL_M66EN
1-1M,1-3H,24-10F

PLACE NEAR U24

CLK_GETH0_25MHZ
1-1L,1-4B,29-4E

ETH0:25MHZ

CLK_USB2_48MHZ
1-3M,1-3L,21-2C

USB:48MHZ

CLK_CPLD_50MHZ
1-1G,1-3L,24-7C

CPLD:50MHZ

TRACE & JTAG CONNECTORS

Critical placement and routing of the Trace connector and nets. Up to CPU frequency/4

R26 is for current limiting and should be <100 Ohms.

TRACE PORT

P1
2x8
.12K H SMT

J1
25PA F SMT

CPU_TDO
CPU_TDI
CPU_TCK
CPU_TMS
CPU_HALT#

DEBUG_TRST#
1-1G,1-3L,24-9C

CPU_TRST#
1-2M,1-3H,24-9C

TMC_CLK
VCC_JTAG

TMCD54
TMCT56
TMCT55
TMCT52
TMCT53
TMCT54
TMCT55
TMCT56

ROACH/iBOB2

COLLABORATORS:

CASPER GROUP, UC BERKELEY
NRAO, SOCORRO
meerKAT, CAPE TOWN

http://casper.berkeley.edu/

6-19-2008_14:43

PATH PATH

ROACH_PPC_TST_CLK_IO

DOC NO	NRF-ADM-XXX-SD-0001
REVISION	A
DESCRIPTION	RECONFIGURABLE OPEN ARCHITECTURE MW
DRAWN:	F KAPP
APPR:	
CHECKED:	E BAUERMEISTER
SHEET	23 OF 25

roach_cpld_XC2C256_7VQ100C_pcb

CLK_TMCLK	4	PAD4	PAD217 142 NC
SYSRR	7	PAD8	PAD214 140 NC
EXT_RESETf	9	PAD10	PAD213 139 GETH0_RST#
SX95T_PROGRAM_B_0	10	PAD12	PAD212 138 PPC_DDR2_RESET_N
SX95T_DONE_0	11	PAD15	PAD211 137 CLK_SEL_MGGEN
PCS_2	12	PAD16	PAD208 136 SEL_SYSCLK
PB_WI	13	PAD17	PAD207 135 NC
DEBUG_TRSTf	14	PAD18	PAD206 134 NC
CPU_TRSTn	15	PAD19	PAD204 133 NC
FWBE_B#	16	PAD20	PAD199 132 NC
PADO[27:31]	17	PAD21	PAD197 131 SX95T_INIT_B_0
	18	PAD23	PAD196 130 NC
	19	PAD28	PAD195 129
	20	PAD29	PAD194 128
	21	PAD30	PAD192 126
PDATA[0:7]	22	PAD31	PAD191 125 NC
	23	PAD32	PAD190 124 NC
	24	PAD33	PAD187 121
	25	PAD34	PAD186 120 DAT1
	26	PAD35	PAD178 119 DAT0_DO
	28	PAD44	PAD177 118 DAT7
CLK_CPLD_33MHZ	30	PAD48	PAD176 117 DAT6
	31	PAD49	PAD175 116 CLK_SCLK
CLK_PERCLK	32	PAD50	PAD173 115 DAT5
	33	PAD52	PAD171 114 DAT4
PDE#	34	PAD54	PAD169 113 CMD_DI
SX95T_RDWR_B_0	35	PAD55	PAD168 112 DAT3
CLK_CPLD_50MHZ	38	PAD59	PAD167 111 DAT2
SX95T_D_IN_0	40	PAD64	PAD166 110
SX95T_D_OUT_BUSY_0	41	PAD65	PAD163 107
PER_CCLK_ENf	42	PAD66	PAD162 106 SX95T_M0_0
SX95T_CCLK_0	43	PAD67	PAD161 105 SX95T_M1_0
FRY_BY#	44	PAD68	PAD160 104 SX95T_M2_0
FWPC	45	PAD69	PAD158 103 NC
EE1_WP#	46	PAD70	PAD156 102 RESET_PB_POR#
EE2_BOOT_WP	48	PAD73	PAD154 101 USER_LED1
STTM_ASC	49	PAD74	PAD152 100 SYSERR#
SELECTMAP_CS	50	PAD75	PAD146 98 RESET_BUFPOR0#
	51 NC	PAD76	PAD145 97
SX95T_CS_B_0	52	PAD77	PAD144 96 USER_DIP0
	53 NC	PAD81	PAD143 95 USER_DIP1
PPC_RESET	54	PAD82	PAD142 94 USER_DIP2
SYS_CONFIG0	56	PAD86	PAD138 92 USER_DIP3
SYS_CONFIG1	57	PAD87	PAD137 91
SYS_CONFIG2	58	PAD88	PAD134 88
SYS_CONFIG3	59	PAD89	PAD133 87
SYS_CONFIG4	60	PAD90	PAD132 86 NC
SYS_CONFIG5	61	PAD95	PAD131 85 NC
SYS_CONFIG6	64	PAD100	PAD125 83 NC
SYS_CONFIG7	66	PAD102	PAD121 82 NC
	68 NC	PAD105	PAD120 81 NC
	69 NC	PAD107	PAD119 80 NC
	70 NC	PAD108	PAD118 79 NC
RESET_CPLD#	71	PAD109	PAD117 77 NC
	74 NC	PAD112	PAD115 77 NC
	75 NC	PAD113	PAD114 76 NC

SYS_CONFIG[0:7] 1-2G,1-9E,2-2R — SYS_CONFIG[0:7]

U54 XC2C256_7VQ144C

RESETS

CPU_TRSTn = '1' when JTAG_TRSTn = '1' and RESET_PORn = '1' else '0'; see errata sheet

RESET_CPLD# 1-1M,1-4G,25-3J

SD/MMC/MMCPLUS CONNECTOR

J17 — SDSR13-A0-0005

10	CMD/DI	DAT0/DO	2
6	CLK/SCLK	DAT1	1
		DAT2	13
7	VDD	DAT3	12
8	VSS1	DAT4	11
4	VSS2	DAT5	9
		DAT6	5
14	SD_CD_COM	DAT7	3
15	SD_WP_COM		
		MNT1	16
		MNT2	17

3V3

BOOT_CFG0 1-1M,1-4G,25-1J
BOOT_CFG1 1-1M,1-4G,25-1J
BOOT_CFG2 1-1M,1-4G,25-1J

R016 10K 0402 · R011 10K 0402 · R014 10K 0402

SysErr will be used to drive Status LED (active H)

User DIP-Switch — SW2 APOLE

Boot Configuration

Place SW2 on bottom side of PCB
Include silkscreen text:
"FACTORY SET DO NOT CHANGE"

Configuration DIP-Switch — SW3 APOLE

BOOT STRAP PINS:
UART0_CTS = Boot_CFG0
UART0_DSR = Boot_CFG1
UART0_DCD = Boot_CFG2
Default = Bootstrap option C (Boot_CFG[2:0] = 010)

roach_cpld_XC2C256_7VQ100C_configpins

U54 XC2C256_7VQ144C

NC	2	PAD1
NC	3	PAD3
NC	5	PAD5
NC	6	PAD7
NC	39	PAD62
	63	TDI
	65	TMS
	67	TCK
	122	TDO
	143	PAD218

RESET_PORn 1-2G,1-3L,1-5G,23-9J,25-5G

Xilinx Programing Cable

JTAG — J22

TDI CPLD_TDI · TMS CPLD_TMS · TCK CPLD_TCK · TDO

R193 1K · R192 1K

PLACE NEAR CPLD JTAG CONNECTOR

C484 20Z

PWR_GOOD 1-2G,1-3M,23-10G

ENABLE PER_CLK CONNECTION TO CONFIGURATION I/F MUST CO-ORDINATE WITH SX95T_CCLK_0 AND MODE TO AVOID CLASH

SN74AHC1G125DCKT — PER_CCLK_ENf → DE# (1) · CLK_PERCLK → A (2) · GND (3) · VCC (5) · Y (4) → SX95T_CCLK_0

R1135 10K · R305 330R · R306 240R

CLK_PERCLK 1-1G,1-4L,24-8B,25-6F

SX95T_CCLK_0 1-2M,1-7G,24-7C

PLACE AT END OF DAISY CHAIN

roach_cpld_XC2C256_7VQ100C_powerpins

U54 XC2C256_7VQ144C

VCC	VAUX	VCCIO_3	VCC_1	VCCIO_4	VCCIO_5	VCC_2	VCCIO_6	VCCIO	VCCIO_1	VCCIO_2
1	8	27	37	55	73	84	93	109	127	141

GND_3	GND_4	GND_5	GND_6	GND_7	GND_8	GND_9	GND_10	GND_1	GND_2
29	36	47	62	72	89	99	108	123	144

C473–C483 100NF 10V

PLACE NEAR CPLD POWER PINS

ROACH/iBOB2	ROACH_PPC_CPLD
COLLABORATORS: CASPER GROUP, UC BERKELEY · NRAO, SOCORRO · meerKAT, CAPE TOWN · http://casper.berkeley.edu/	DOC NO NRF-ADM-XXX-SD-0001 · REVISION A
	DESCRIPTION RECONFIGURABLE OPEN ARCHITECTURE HW
6-19-2008_14:43 · PATH PATH	DRAWN: F KAPP · APPR: · CHECKED: E BAUERMEISTER · SHEET 24 OF 25

PDATA[0:31]
1-2M,1-4L

PADD[2:31]

PADD[2:31]
1-2G,1-4L,24-9B

PADD30 IS THE LSB FOR 16 BIT WIDE BUS TRANSFERS

**NOTE:
DMA SIGNALS
IN GREEN TEXT**

PADD2 IS THE MSB

CHIP SELECTS CONFIG	
CS0	NOR FLASH - U42
CS1	FPGA - U15
CS2	CPLD - U54
CS3	FPGA - U15
CS4	SELECTMAP_CS
CS5	GPIO - SX95_D_IN

U1
External Slave Peripheral
A4EEPN

External Master Peripheral Interface

U42
FBGA64
32Mx16 MIRROR BIT
FLASH
32Mx16
4Mx8B

U15
BANKS=1, 2, 4
CHIP SELECT 1

U54
UART
IIC0
IIC1_SPI
NAND Flash Interface
NOT USED

U44
SSOP20
ICL3225ECA

U43
SSOP20
ICL3225ECA

P2
DB9/DE9 180 HOLE
RF BOOB MALE
UART Port 0

J14
UART Port 1
HLE-105-02-G-DV

P11
1x5 VT
0.12A H SMT

P4
1x5 VT
0.12A H SMT

U41
SOT23-6
AD7414-0

ATMEL
AT24C04N-10SU-1.8

**ROUTE AS DAISY CHAIN - U1 - U15 - U2 - U54 - TERMINATION
KEEP STUBS AS SHORT AS POSSIBLE**

ROACH/iBOB2	ROACH_PPC_NVM_SERIAL
COLLABORATORS: CASPER GROUP, UC BERKELEY; NRAO, SOCORRO; meerKAT, CAPE TOWN; http://casper.berkeley.edu/	DOC NO: NRF-ADM-XXX-SD-0001; REVISION: A
	DESCRIPTION: RECONFIGURABLE OPEN ARCHITECTURE HW
6-19-2008_14:43	DRAWN: F KAPP; APPR:
PATH PATH	CHECKED: E BAUERMEISTER; SHEET 25 OF 25