

NAME: Soumyajit Bhowmik
Student ID: 231001003010
Batch:- BE2

1. Explain the basic logic gate expression (AND, OR, NOT, NAND, NOR, XOR) with truth tables and logic gate symbols. Design a logic circuit using only NAND gates to implement an XOR function.

Ans: AND Gate:

Symbol: \Rightarrow

Expression: $A \cdot B = Y$

Truth Table:

| A | B | output |
|---|---|--------|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

OR Gate:

Symbol: \Rightarrow

Expression: $A + B = Y$

Truth Table:

| A | B | output |
|---|---|--------|
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 1 |

NOT Gate:


Symbol: $\Rightarrow \circ$

Expression: $\bar{A} = Y$

Truth Table:

| A | Output |
|---|--------|
| 0 | 1 |
| 1 | 0 |

NAND Gate:-

Symbol: 

Expression: $\overline{A \cdot B} = Y$

Truth Table:

| A | B | Output |
|---|---|--------|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

NOR Gate:-

Symbol: 

Expression: $\overline{A+B} = Y$

Truth Table:-

| A | B | Output |
|---|---|--------|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

XOR Gate:-


Symbol: 

Expression: $(A \cdot \bar{B}) + (\bar{A} \cdot B) = Y$

Truth Table:-

| A | B | Output |
|---|---|--------|
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |

XOR using NAND:



Truth Table:

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

2. Convert the following decimal numbers to binary, octal and hexadecimal

i) 45

ii) 255

Also perform 8-bit 2's complement subtraction of 45-100 in binary.

Ans i) $(45)_{10} \rightarrow (?)_2$

Dividing by 2

$$\begin{array}{r}
 2 \overline{)45} \\
 2 \overline{)22} - 1 \\
 2 \overline{)11} - 0 \\
 2 \overline{)5} - 1 \\
 2 \overline{)2} - 1 \\
 1 - 0
 \end{array}$$

∴ $(101101)_2$

$$\rightarrow \begin{array}{r} 8 \\ \overline{)45} \\ 5 - 5 \\ \hline 0 - 5 \end{array}$$

$$\therefore (55)_8$$

$$\rightarrow \begin{array}{r} 16 \\ \overline{)45} \\ 2 - 13 \\ \hline \end{array}$$

$$\therefore (2D)_{16}$$

$$ii) (255)_{10} \rightarrow (?)_2$$

$$\begin{array}{r} 2 \\ \overline{)255} \\ 2 \quad \boxed{127} - 1 \\ 2 \quad \boxed{63} - 1 \\ 2 \quad \boxed{31} - 1 \\ 2 \quad \boxed{15} - 1 \\ 2 \quad \boxed{7} - 1 \\ 2 \quad \boxed{3} - 1 \\ 1 - 1 \end{array}$$

$$\begin{array}{r} 1 \\ \hline 0 & 1 \\ 1 & 0 \\ 0 & 1 \end{array}$$

Grouped of 2 ~~255~~ ~~127~~ ~~63~~ ~~31~~ ~~15~~ ~~7~~ ~~3~~

$$\text{To convert this to binary} \\ \therefore (1111111)_2 = 2^7 + 1$$

$$\rightarrow \begin{array}{r} 8 \\ \overline{)255} \\ 8 \quad \boxed{31} \rightarrow 7 \\ 3 - 7 \end{array}$$

$$\therefore (377)_8$$

$$\rightarrow \begin{array}{r} 16 \\ \overline{)255} \\ 15 - 15 \end{array}$$

$$\therefore (15F)_{16} \quad 5(10)$$

Now, 45 in decimal 00101101

100 in decimal 01100100

1's compliment 100 → 10011011

For 2's Complement → 10011011
+ 1
10011100

Now, adding 2's compliment 100 & 45

$$\begin{array}{r} 00101101 \\ + 10011100 \\ \hline 11001001 \rightarrow \text{result} \end{array}$$

The result 11001001 is in 2's compliment form, since the MSB is 1, the ~~no~~ number is negative.

Now, 1's compliment of result 00110110 & adding 1 to it

we get, 00110110
+ 1
00110111

which is decimal of 55

Thus, the final value is $\boxed{-55}$. Ans

3. Differentiate between TTL, Schotky TTL, and CMOS logic families in terms of speed, power, consumption and fan-out. Also explain how ~~can~~ CMOS and TTL families can be interfaced.

Ans:

| Parameters | TTL | Schotky TTL | CMOS |
|---------------------|------------------------------------|-------------------------------|-----------------------------------|
| → Speed | Moderate ($10-50\text{ns}$ delay) | High ($3-10\text{ns}$ delay) | Very High ($0.01-0.1\text{ns}$) |
| → Power Consumption | High (mW range) | Lower than TTL | Very Low (μW range) |
| → Fan-out | -10 | $\sim 10-20$ | very high (> 50) |

To interface CMOS and TTL logic families, consider the following method:-


1) CMOS to TTL interface: - When both device operates at same 5V supply, a CMOS output can drive a TTL input directly. However, if the CMOS operates at higher voltage, a level shifter or CMOS buffer is recommended to ensure voltage compatibility.

2) TTL to CMOS: TTL outputs may not meet the voltage levels required for CMOS inputs. A common solution is to use a pull-up resistor to raise the TTL output to a sufficient voltage of CMOS inputs. Alternatively, an open-collector TTL buffer can be used to interface with CMOS.

These techniques ensure proper voltage and current levels facilitating reliable communication between CMOS & TTL devices.

4. Simplify the boolean function $F(A,B,C,D) = \Sigma(1,3,7,11,15)$ using a 4 variable Karnaugh map. Implement the simplified expression using basic gates.

Ans: Since, the highest value of $F(A,B,C,D) = \Sigma(1,3,7,11,15)$ is 15, we are going to choose a 4×4 map following - CSOP




Nomenclature of Group 1 $\rightarrow \bar{A}\bar{B}D$

Nomenclature of Group 2 $\rightarrow CD$

$$\therefore f = \bar{A}\bar{B}D + CD$$

$$Y = (\bar{A}\bar{B}D + CD) D$$



- 5) Design a 4:1 multiplexer using logic gates. Use the multiplexer to implement the function $F(A, B) = A \text{ XOR } B$

Ans:

$$S_0 S_1 = 00, Y = I_0$$

$$S_0 S_1 = 01, Y = I_1$$

$$S_0 S_1 = 10, Y = I_2$$

$$S_0 S_1 = 11, Y = I_3$$

$$\therefore A \oplus B$$

| A | B | $A \oplus B$ |
|---|---|--------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Mapping XOR to 4:1 Mux inputs.

$$I_0 = 0 (A=0, B=0)$$

$$I_1 = 1 (A=0, B=1)$$

$$I_2 = 1 (A=1, B=0)$$

$$I_3 = 0 (A=1, B=1)$$

Now, selecting 9 inputs using select lines,

$$S_1 = A$$

$$S_0 = B$$

- S_0 ,
- i) $A=0$ and $B=0$, $S_0 S_1 = 00$
 - ii) $A=0$ and $B=1$, $S_0 S_1 = 01$
 - iii) $A=1$ and $B=0$, $S_0 S_1 = 10$
 - iv) $A=1$ and $B=1$, $S_0 S_1 = 11$

Hence,


$$i) Y_1 = I_0 = 0$$

$$ii) Y_2 = I_{10} = 1$$

$$iii) Y_3 = I_2 = 1$$

$$iv) Y_4 = I_3 = 0$$

which produces desired XOR input.



6) Explain the working of a full adder. Design a 4-bit ripple carry adder using full adder circuits. What are its limitations? Suggest how a carry look-ahead adder can improve performance.

Ans:- A full adder is a digital circuit that completes the sum of three binary bits: two significant and a carry input. It produces two outputs.

Sum(S): The least significant bit of the addition.


Carry out: The most significant bit, which is carried to the next addition stage.

Boolean equations:

$$\text{Sum} = (A \oplus B) \oplus C_{in}$$

$$\text{Carry out} = (A \cdot B) + (C_{in} (A \oplus B))$$

4-Bit Ripple Carry adder:



→ Limitation of ripple carry adder:

i) Propagation delay: For an n-bit adder, the delay is proportional to n . Each adder must wait for the carry from the previous stage leading to a cumulative delay.

ii) speed: As the bit-width increases, the delay becomes significant, reducing the overall speed of the addition operation.

iii) Scalability :- Not ideal for large bit-width additions due to ~~in~~ increase delay.

→ Carry Look Ahead Adder (CLA)

A carry look-ahead adder improves upon the Ripple carry Adder by reducing the carry propagation delay.

Working :-

→ Generate :- Indicates if a carry will be generated at bit position.

→ Propagate :- Indicates if a carry input to bit position will propagate to the next bit.

Advantages :-

→ Reduce delay :- By calculating carries in parallel, the overall delay is significantly reduced.

→ Improved speed :- Enhances the speed of addition operation, specially for large bit width numbers.

7) Design and explain a BCD to 7-segment decoder circuit. What role does a driver IC play in this context?

Ans:- A. BCD to 7-segment decoder is a combination circuit that transforms a 4 bit BCD input representing decimal digit into the signal necessary to create the segments of a 7-segment display displaying the corresponding digit.


Working of BCD to 7-segment decoder :-

BCD Input :- The circuit receives a 4 bit BCD input (A, B, C, D), where each bit represents a power of 2 ($2^3, 2^2, 2^1, 2^0$)

Truth Table :- A truth table defines the relationship between the BCD input and the 7-segment display segment output - (a, b, c, d, e, f, g)

Logic Gates,

the output signals are implemented using logic gates (AND, or NOT) to translate the BCD input into the ~~appropriate~~ appropriate segment activation.



BCD to 7-segment
decoder

7-Segment LED
Display

Role of Driver IC in BCD-to-7-segment Decoding:

- 1) Signal conversion :- It converts the 4-bit BCD input to the appropriate signal for the 7-segment display.
- 2) Current Sinking :- The IC sink current to drive the LED's in the display ensuring illumination display.
- 3) Control features :- Many drivers ICs offer additional features like ramp test (LT), blanking and latch enable (LF) for enhanced control over the display.