


## 1 CALL

The following is a diagram of the CALL stack detailing how C programs are built and executed by machines:



- [1.1] What is the Stored Program concept and what does it enable us to do?
- [1.2] How many passes through the code does the Assembler have to make? Why?
- [1.3] Describe the six main parts of the object files outputted by the Assembler (Header, Text, Data, Relocation Table, Symbol Table, Debugging Information).
- [1.4] Which step in CALL resolves relative addressing? Absolute addressing?

## 2 Assembling RISC-V

Let's say that we have a C program that has a single function `sum` that computes the sum of an array. We've compiled it to RISC-V, but we haven't assembled the RISC-V code yet.

```

1 .import print.s          # print.s is a different file
2 .data
3 array: .word 1 2 3 4 5
4 .text
5 sum:    la t0, array
6         li t1, 4
7         mv t2, x0
8 loop:   blt t1, x0, end
9         slli t3, t1, 2
10        addi t3, t0, t3
11        lw t3, 0(t3)
12        add t2, t2, t3
13        addi t1, t1, -1
14        j loop
15 end:    mv a0, t2
16        jal ra, print_int  # Defined in print.s

```

- [2.1] Which lines contain pseudoinstructions that need to be converted to regular RISC-V instructions?
  
  
  
  
  
- [2.2] For the branch/jump instructions, which labels will be resolved in the first pass of the assembler? The second?

Let's assume that the code for this program starts at address `0x00061C00`. The code below is labelled with its address in memory (think: why is there a jump of 8 between the first and second lines?).

```

1 0x00061C00: sum:    la t0, array
2 0x00061C08:          li t1, 4
3 0x00061C0C:          mv t2, x0
4 0x00061C10: loop:   blt t1, x0, end
5 0x00061C14:          slli t3, t1, 2
6 0x00061C18:          addi t3, t0, t3
7 0x00061C1C:          lw t3, 0(t3)

```

```

8 0x00061C20:      add t2, t2, t3
9 0x00061C24:      addi t1, t1, -1
10 0x00061C28:     j loop
11 0x00061C2C: end: mv a0, t2
12 0x00061C30:     jal ra, print_int

```

[2.3] What is in the symbol table after the assembler makes its passes?

[2.4] What's contained in the relocation table?

### 3 RISC-V Addressing

We have several *addressing modes* to access memory (immediate not listed):

1. Base displacement addressing adds an immediate to a register value to create a memory address (used for lw, lb, sw, sb).
2. PC-relative addressing uses the PC and adds the immediate value of the instruction (multiplied by 2) to create an address (used by branch and jump instructions).
3. Register Addressing uses the value in a register as a memory address. For instance, jalr, jr, and ret, where jr and ret are just pseudoinstructions that get converted to jalr.

[3.1] What is range of 32-bit instructions that can be reached from the current PC using a branch instruction?

[3.2] What is the range of 32-bit instructions that can be reached from the current PC using a jump instruction?

[3.3] Given the following RISC-V code (and instruction addresses), fill in the blank fields for the following instructions (you'll need your RISC-V green card!).

1 0x002cff00: loop: add t1, t2, t0	_____ _____ _____ _____ _____ __0x33__
2 0x002cff04:       jal ra, foo	_____ _____ _____ _____ _____ __0x6F__
3 0x002cff08:       bne t1, zero, loop	_____ _____ _____ _____ _____ __0x63__
4 ...	
5 0x002cff2c: foo:  jr ra	ra = _____

## RV64I BASE INTEGER INSTRUCTIONS, in alphabetical order

MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)	NOTE
add, addw	R	ADD (Word)	$R[rd] = R[rs1] + R[rs2]$	1)
addi, addiw	I	ADD Immediate (Word)	$R[rd] = R[rs1] + imm$	1)
and	R	AND	$R[rd] = R[rs1] \& R[rs2]$	
andi	I	AND Immediate	$R[rd] = R[rs1] \& imm$	
auipc	U	Add Upper Immediate to PC	$R[rd] = PC + \{imm, 12'b0\}$	
beq	SB	Branch EQ	$if(R[rs1] == R[rs2])$ $PC = PC + \{imm, 1b'0\}$	
bge	SB	Branch Greater than or Equal	$if(R[rs1] >= R[rs2])$ $PC = PC + \{imm, 1b'0\}$	
bgeu	SB	Branch $\geq$ Unsigned	$if(R[rs1] > R[rs2])$ $PC = PC + \{imm, 1b'0\}$	2)
blt	SB	Branch Less Than	$if(R[rs1] < R[rs2])$ $PC = PC + \{imm, 1b'0\}$	
bltu	SB	Branch Less Than Unsigned	$if(R[rs1] != R[rs2])$ $PC = PC + \{imm, 1b'0\}$	
bne	SB	Branch Not Equal	$if(R[rs1] != R[rs2])$ $PC = PC + \{imm, 1b'0\}$	
ebreak	I	Environment BREAK	Transfer control to debugger	
ecall	I	Environment CALL	Transfer control to operating system	
jal	UJ	Jump & Link	$R[rd] = PC + 4; PC = PC + \{imm, 1b'0\}$	
jalr	I	Jump & Link Register	$R[rd] = PC + 4; PC = R[rs1] + imm$	3)
lb	I	Load Byte	$R[rd] = M[R[rs1] - imm][63:0]$	4)
lbu	I	Load Byte Unsigned	$R[rd] = \{56'bM[1](7), M[R[rs1] + imm][7:0]\}$	
ld	I	Load Doubleword	$R[rd] = \{48'b0, M[R[rs1] + imm][15:0]\}$	
lh	I	Load Halfword	$R[rd] = \{32'bimm < 31 >, imm, 12b0\}$	
lw	I	Load Word	$R[rd] = \{32'bM[1](31), M[R[rs1] + imm][31:0]\}$	4)
lhu	I	Load Halfword Unsigned	$R[rd] = \{32'b0, M[R[rs1] + imm][31:0]\}$	
lui	U	Load Upper Immediate	$M[R[rs1] + imm][63:0] = R[rs2][63:0]$	
lui	U	Load Word	$M[R[rs1] + imm][15:0] = R[rs2][15:0]$	
or	R	OR	$R[rd] = R[rs1]   R[rs2]$	
ori	I	OR Immediate	$R[rd] = R[rs1]   imm$	
sb	S	Store Byte	$M[R[rs1] + imm][7:0] = R[rs2][7:0]$	
sd	S	Store Doubleword	$M[R[rs1] + imm][63:0] = R[rs2][63:0]$	
sh	S	Store Halfword	$M[R[rs1] + imm][15:0] = R[rs2][15:0]$	
sll, slliw	R	Shift Left (Word)	$R[rd] = R[rs1] << imm$	
slli, slliw	I	Shift Left Immediate (Word)	$R[rd] = (R[rs1] < R[rs2]) ? 1 : 0$	
slt	R	Set Less Than	$R[rd] = (R[rs1] < imm) ? 1 : 0$	
slti	I	Set Less Than Immediate	$R[rd] = (R[rs1] < imm) ? 1 : 0$	
sltiu	I	Set $<$ Immediate Unsigned	$R[rd] = (R[rs1] < imm) ? 1 : 0$	2)
sltu	R	Set Less Than Unsigned	$R[rd] = (R[rs1] < R[rs2]) ? 1 : 0$	2)
sra, sraw	R	Shift Right Arithmetic (Word)	$R[rd] = R[rs1] >> R[rs2]$	1,5)
srai, sraw	I	Shift Right Arith Imm (Word)	$R[rd] = R[rs1] >> imm$	1,5)
srl, srlw	R	Shift Right (Word)	$R[rd] = R[rs1] >> R[rs2]$	1)
srli, srliw	I	Shift Right Immediate (Word)	$R[rd] = R[rs1] >> imm$	1)
sub, subw	R	SUBtract (Word)	$R[rd] = R[rs1] - R[rs2]$	
sw	S	Store Word	$M[R[rs1] + imm][31:0] = R[rs2][31:0]$	
xor	R	XOR	$R[rd] = R[rs1] ^ R[rs2]$	
xori	I	XOR Immediate	$R[rd] = R[rs1] ^ imm$	

## OPCODES IN NUMERICAL ORDER BY OPCODE

MNEMONIC	FMT	OPCODE	FUNCTION	HEXADECIMAL
lb		1	lh	03/0
		1	lw	03/1
		1	ld	03/2
		1	lu	03/3
		1	lwu	03/4
		1	lwi	03/5
		1	add	03/6
		1	addi	03/7
		1	addw	03/8
		1	sub	13/0
		1	subw	13/100
		1	mult	13/1000
		1	multw	13/10000
		1	div	13/100000
		1	divw	13/1000000
		1	and	13/13
		1	andi	13/17
		1	auipc	1B/0
		1	addiw	1B/100
		1	slliw	1B/500
		1	srliw	1B/5000
		1	sraw	23/0
		1	sb	23/1
		1	sh	23/2
		1	sw	23/3
		1	sld	33/000
		1	add	33/0/20
		1	sub	33/1/00
		1	slt	33/2/00
		1	sltu	33/3/00
		1	and	33/4/00
		1	xor	33/5/00
		1	srl	33/6/00
		1	sra	33/7/00
		1	or	33/7/001
		1	andn	33/7/0011
		1	lui	37
		1	addw	3B/0/00
		1	subw	3B/0/20
		1	sllw	3B/1/00
		1	srlw	3B/5/00
		1	sraw	63/0
		1	beq	63/1
		1	bne	63/1
		1	blt	63/4
		1	bge	63/5
		1	blgeu	63/6
		1	jalr	63/7
		1	jal	67/0
		1	jal	6F
		1	ecall	73/0/000
		1	ebreak	73/0/0001
		1		73/0/001

Notes: 1) The Word version only operates on the rightmost 32 bits of a 64-bit registers

2) Operation assumes unsigned integers (instead of 2's complement)

3) The least significant bit of the branch address in jalr is set to 0

4) (signed) Load instructions extend the sign bit of data to fill the 64-bit register

5) Replicates the sign bit to fill in the leftmost bits of the result during right shift

6) Multiply with one operand signed and one unsigned

7) The Single version does a single-precision operation using the rightmost 32 bits of a 64-bit F register

8) Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0, +0, +inf, denorm, ...)

9) Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location

The immediate field is sign-extended in RISC-V

## PSEUDO INSTRUCTIONS

## REGISTER NAME, USE, CALLING CONVENTION

## ④

### ③

MNEMONIC	NAME	DESCRIPTION	USES	SAVER
beqz	Branch = zero	if(R[rs1]==0) PC=PC+{imm,1b0}	beq	zero
bnez	Branch ≠ zero	if(R[rs1]≠0) PC=PC+{imm,1b0}	bne	The constant value 0
fabs.s, fabs.d	Absolute Value	F[rd] = (F[rs1]<0) ? -F[rs1] : F[rs1]	fsgnx	N.A.
fmv.s, fmv.d	FP Move	F[rd] = F[rs1]	fsgnjn	Caller
fneg.s, fneg.d	FP negate	F[rd] = -F[rs1]	fsgnjn	Callee
j	Jump	PC = {imm,1b0};	jal	--
jr	Jump register	PC = R[rs1]	jalr	Thread pointer
la	Load address	R[rd] = address	auipc	Temporaries
li	Load imm	R[rd] = imm	addi	Saved register/Frame pointer
Move		R[rd] = R[rs1]	sub	Callers
neg	Negate	R[rd] = -R[rs1]	addi	Saved register
nop	No operation	R[0] = R[0]	xori	Function arguments/Return values
not	Not	R[rd] = ~R[rs1]	xori	Caller
ret	Return	PC = R[1]	jalr	Function arguments/Return values
secz	Set = zero	R[rd] = (R[rs1]==0) ? 1:0	sltu	Caller
snez	Set ≠ zero	R[rd] = (R[rs1]!=0) ? 1:0	sltu	Callee

### ②


## ARITHMETIC CORE INSTRUCTION SET

### RV64M Multiplex Extension

MNEMONIC	FM1 NAME	DESCRIPTION (in Verilog)	NOTE
mul, mulw	R MULtify (Word)	R[rd] = (R[rs1] * R[rs2])(63:0)	1)
mulh	R MULtify High	R[rd] = (R[rs1] * R[rs2])(127:64)	
mulhu	R MULtify High Unsigned	R[rd] = (R[rs1] * R[rs2])(127:64)	2)
mulhsu	R MULtify upper Half Sign/One's Complement	R[rd] = (R[rs1] * R[rs2])(127:64)	
divv, divvw	R DIVide (Word)	R[rd] = (R[rs1] / R[rs2])	6)
divu	R DIVide Unsigned	R[rd] = (R[rs1] / R[rs2])	1)
rem, remw	R REMainder (Word)	R[rd] = (R[rs1] % R[rs2])	2)
remu, remuw	R REMainder Unsigned (Word)	R[rd] = (R[rs1] % R[rs2])	1)
amadd.w, amoadd.d	R ADD	R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] + R[rs2]	12)
amoand.w, amoand.d	R AND	R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] & R[rs2]	
amamax.w, amamax.d	R MAXimum	R[rd] = M[R[rs1]], if(R[rs2]>M[R[rs1]]) M[R[rs1]] = R[rs2]	9)
amamaxu.w, amamaxu.d	R MAXimum Unsigned	R[rd] = M[R[rs1]], if(R[rs2]>M[R[rs1]]) M[R[rs1]] = R[rs2]	9)
amomin.w, amomin.d	R MINimum	R[rd] = M[R[rs1]], if(R[rs2]<M[R[rs1]]) M[R[rs1]] = R[rs2]	2,9)
amominu.w, amominu.d	R MINimum Unsigned	R[rd] = M[R[rs1]], if(R[rs2]<M[R[rs1]]) M[R[rs1]] = R[rs2]	2,9)
amoor.w, amoor.r.d	R OR	R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]]   R[rs2]	9)
amoswap.w, amoswap.d	R SWAP	R[rd] = M[R[rs1]], M[R[rs1]] = R[rs2]	9)
amoxor.w, amoxor.r.d	R XOR	M[R[rs1]] = M[R[rs1]], R[rd] = M[R[rs1]], R[rd] = M[R[rs1]], R[rd] = M[R[rs1]],	9)
lrv.w, lrv.d	R Load Reserved	reservation on M[R[rs1]], if reserved, M[R[rs1]] = R[rs2], R[rd] = 0; else R[rd] = 1	
sc.w, sc.d	R Store Conditional		

### IEEE 754 FLOATING-POINT STANDARD

IEEE 754 FLOATING-POINT STANDARD																							
$(-1)^s \times (1 + \text{Fraction}) \times 2^{(\text{Exponent Bias})}$																							
where Half-Precision Bias = 15, Single-Precision Bias = 127,																							
Double-Precision Bias = 1023, Quad-Precision Bias = 16383																							
<b>IEEE Half-, Single-, Double-, and Quad-Precision Formats:</b>																							
<table border="1"> <tr> <td>S</td> <td>Exponent</td> <td>Fraction</td> </tr> <tr> <td>15</td> <td>14</td> <td>10 9 0</td> </tr> <tr> <td>S</td> <td>Exponent</td> <td>Fraction</td> </tr> <tr> <td>31</td> <td>30</td> <td>23 22 0</td> </tr> <tr> <td>S</td> <td>Exponent</td> <td>Fraction</td> </tr> <tr> <td>63</td> <td>62</td> <td>52 51 0</td> </tr> <tr> <td colspan="3">...</td></tr> </table>			S	Exponent	Fraction	15	14	10 9 0	S	Exponent	Fraction	31	30	23 22 0	S	Exponent	Fraction	63	62	52 51 0	...		
S	Exponent	Fraction																					
15	14	10 9 0																					
S	Exponent	Fraction																					
31	30	23 22 0																					
S	Exponent	Fraction																					
63	62	52 51 0																					
...																							



SIZE PREFIXES AND SYMBOLS				
SIZE	PREFIX	SYMBOL	SIZE	PREFIX
$10^3$	Kilo-	K	$2^{10}$	Kibi-
$10^6$	Mega-	M	$2^{20}$	Mebi-
$10^9$	Giga-	G	$2^{30}$	Gi-
$10^{12}$	Tera-	T	$2^{40}$	Tebi-
$10^{15}$	Peta-	P	$2^{50}$	Pebi-
$10^{18}$	Eta-	E	$2^{60}$	Exbi-
$10^{21}$	Zetta-	Z	$2^{70}$	Zebi-
$10^{24}$	Yotta-	Y	$2^{80}$	Yobi-
$10^{27}$	femto-	f	$10^{15}$	femto-
$10^9$	atto-	a	$10^{18}$	atto-
$10^3$	zepto-	z	$10^{21}$	zepto-
$10^{24}$	pico-	p	$10^{24}$	yocto-