

# Sub Circuits used for hierarchical design of the Full adder circuit.


# **Invertor:**




# **Transmission Gate:**




## **Tristate:**







## **NAND Gate:**



## **XOR Gate**






```
.subckt transgate trans_clkp trans_vin trans_clkn trans_vout trans_vdd trans_gnd w_n16_15#
M1000 trans_vout trans_clkp trans_vin Gnd nfet w=4 l=2
+ ad=20 pd=18 as=20 ps=18
M1001 trans_vout trans_clkp trans_vin w_n16_15# pfet w=8 l=2
+ ad=40 pd=26 as=40 ps=26
.ends
.subckt invertor inv_vdd inv_vin inv_vout inv_gnd
M1000 inv_vout inv_vin inv_gnd Gnd nfet w=4 l=2
+ ad=20 pd=18 as=20 ps=18
M1001 inv_vout inv_vin inv_vdd fnfet w=8 l=2
+ ad=20 pd=18 as=20 ps=18
M1001 inv_vout inv_vin inv_vdd pfet w=8 l=2
+ ad=20 pd=18 as=20 ps=18
M1001 inv_vout inv_vin inv_vdd inv_vdd pfet w=8 l=2
+ ad=20 pd=18 as=20 ps=18

M1001 trans_vout trans_clkp trans_vin trans_vout trans_vout trans_vin w_n16_15#
pfet w=8 l=2
+ ad=40 pd=26 as=40 ps=26
.ends


.subckt invertor inv_vdd inv_vdd pfet w=8 l=2
+ ad=20 pd=18 as=20 ps=18
M1001 trans_vout inv_vout inv_vout vorvdd vorgnd vorvdd transgate
.ends

.subckt xor xora xorb xorvout xorvdd xorgnd xorvdd transgate
Xinvertor_1 xorvdd xorb invbout xorgnd invertor
Xinvertor_1 xorvdd xorb invbout xorgnd invertor
Xinvertor_1 xorvdd xora invbout xorynd invertor
Xinvertor_1 xorvdd xora invbout xorvout xorvdd xorgnd xorvdd transgate
.ends
```

#### **OR Gate**



## **AND Gate:**




```
.global Vdd Gnd


.subckt nand_two out inA inB gnd vdd
M1000 vdd inB out vdd pfet w=8 l=2
+ ad=112 pd=60 as=80 ps=36
M1001 out inB a_n10_n7# Gnd nfet w=8 l=2
+ ad=56 pd=30 as=80 ps=36
M1002 out inA vdd vdd pfet w=8 l=2
+ ad=0 pd=0 as=0 ps=0
M1003 a_n10_n7# inA gnd Gnd nfet w=8 l=2
+ ad=0 pd=0 as=56 ps=30
.ends

.subckt and anda andb andvout andvdd andgnd
Xnand_two_0 nandout anda andb andgnd andvdd nand_two
.ends
```

# **Positive Edge Triggered Flipflop**









```
.subckt transgate trans_clkp trans_vin trans_clkn trans_vout trans_vdd trans_gnd w_n16_15# M1000 trans_vout trans_clkn trans_vin Gnd nfet w=4 l=2  
+ ad=20 pd=18 as=20 ps=18 M1001 trans_vout trans_clkp trans_vin w_n16_15# pfet w=8 l=2  
+ ad=40 pd=26 as=40 ps=26  
.ends  
.subckt invertor inv_vdd inv_vin inv_vout inv_gnd  
M1000 inv_vout inv_vin inv_gnd Gnd nfet w=4 l=2  
+ ad=20 pd=18 as=20 ps=18 M1001 inv_vout inv_vin inv_vdd inv_vdd pfet w=8 l=2  
+ ad=20 pd=18 as=20 ps=26  
.ends  
.subckt tristate tri_vin tri_vout tri_clkp tri_clkn tri_vdd tri_gnd tri_int  
Xinvertor_0 tri_vdd tri_vin tri_int tri_gnd invertor  
Xtransgate_0 tri_clkp tri_int tri_clkn tri_vout tri_vdd tri_gnd tri_vdd transgate  
.ends  
.subckt ff ff_clk ff_din ff_qout ff_vdd ff_gnd  
Xtransgate_1 clkn inv2_vout ff_clk try2_vout ff_vdd ff_gnd ff_vdd transgate  
Xtristate_0 inv2_vout try2_vout ff_clk clkn ff_ydd ff_gnd triint0 tristate  
Xtristate_1 inv3_vout try2_vout ff_clk clkn ff_ydd ff_gnd triint1 tristate  
Xinvertor_0 ff_vdd ff_clk clkn ff_gnd invertor  
Xinvertor_1 ff_vdd ff_din inv1_vout ff_gnd invertor  
Xinvertor_2 ff_vdd tryst1_vout inv2_vout ff_gnd invertor  
Xinvertor_4 ff_vdd inv3_vout ff_gnd invertor  
Xinvertor_4 ff_vdd inv3_vout inv2_vout ff_gnd invertor  
Xinvertor_5 ff_vdd try2_vout inv3_vout ff_gnd invertor  
Xinvertor_6 ff_vdd inv3_vout ff_gout ff_gnd invertor  
Xinvertor_7 ff_vdd inv3_vout ff_gnd invertor  
Xinvertor_6 ff_vdd inv3_vout ff_gnd invertor  
Xinvertor_7 ff_vdd inv3_vout ff_gnd invertor  
Xinvertor_9 ff_vdd inv3_vout ff_gnd invertor  
Xinvertor_9 ff_vdd inv3_vout ff_gnd invertor  
Xinvertor_1 ff_vdd inv3_vout ff_gnd invertor  
Xinvertor_2 ff_vdd inv3_vout ff_gnd invertor  
Xinvertor_9 ff_vdd inv3_vout ff_vout ff_ydd ff_gnd ff_vdd transgate  
.ends
```


## Sum bit of a Full adder = A xor B xor Cin






```
.subckt transgate trans_clkp trans_vin trans_clkn trans_vout trans_vdd trans_gnd w_n16_15#
M1000 trans_vout trans_clkn trans_vin Gnd nfet w=4 l=2
+ ad=20 pd=18 as=20 ps=18
M1001 trans_vout trans_clkp trans_vin w_n16_15# pfet w=8 1=2
+ ad=40 pd=26 as=40 ps=26
.ends
.subckt invertor inv_vdd inv_vin inv_vout inv_gnd
M1000 inv vout inv vin inv gnd Gnd nfet w=4 l=2
+ ad=20 pd=18 as=20 ps=18
M1001 inv_vout inv_vin inv_vdd inv_vdd pfet w=8 l=2
+ ad=40 pd=26 as=40 ps=26
.ends
.subckt xor xora xorb xorvout xorvdd xorgnd
Xtransgate_1 invbout invaout xorb xorvout xorvdd xorgnd xorvdd transgate
Xinvertor_0 xorvdd xorb invbout xorgnd invertor
Xinvertor_1 xorvdd xora invaout xorgnd invertor
Xtransgate_0 xorb xora invbout xorvout xorvdd xorgnd xorvdd transgate
.ends
.subckt sum sumain sumbin sumcin sumvout sumvdd sumgnd
Xxor_0 sumain sumbin xor1out sumvdd sumgnd xor
Xxor_1 xor1out sumcin sumvout sumvdd sumgnd xor
.ends
```


## Carry bit of Full adder = (B and Cin) or (A and Cin) or (A and B)



```
.subckt nand two out inA inB gnd vdd
M1000 vdd inB out vdd pfet w=8 l=2
+ ad=112 pd=60 as=80 ps=36
M1001 out inB a_n10_n7# Gnd nfet w=8 l=2
+ ad=56 pd=30 as=80 ps=36
M1002 out inA vdd vdd pfet w=8 l=2
+ ad=0 pd=0 as=0 ps=0
M1003 a_n10_n7# inA gnd Gnd nfet w=8 l=2
+ ad=0 pd=0 as=56 ps=30
.ends
.subckt or orain orbin orout orvdd orgnd
Xnand_two_0 nand@out orain orain orgnd orvdd nand_two
Xnand_two_2 orout nand1out nand0out orgnd orvdd nand_two
Xnand two 1 nandlout orbin orbin orgnd orvdd nand two
.ends
.subckt and anda andb andvout andvdd andgnd
Xnand_two_0 nandout anda andb andgnd andvdd nand_two
Xnand_two_1 andvout nandout nandout andgnd andvdd nand_two
.ends
.subckt carry carryain carrybin carrycin carryout carryvdd carrygnd
Xor_0 and1out and0out or0out carryvdd carrygnd or
Xor_1 and2out or0out carryout carryydd carrygnd or
Xand_0 carryain carrycin and0out carryvdd carrygnd and
Xand_1 carrybin carrycin and1out carryvdd carrygnd and
Xand_2 carrybin carryain and2out carryvdd carrygnd and
.ends
```

## 4 bit Ripple Carry Adder: 4 FA Cascaded with carry propagating from previous FA





```
.subckt nand_two out inA inB gnd vdd
M1000 vdd inB out vdd pfet w=8 l=2
   ad=112 pd=60 as=80 ps=36
M1001 out inB a_n10_n7# Gnd nfet w=8 l=2
+ ad=56 pd=30 as=80 ps=36
M1002 out inA vdd vdd pfet w=8 l=2
+ ad=0 pd=0 as=0 ps=0
M1003 a_n10_n7# inA gnd Gnd nfet w=8 l=2
+ ad=0 pd=0 as=56 ps=30
.subckt or orain orbin orout orvdd orgnd
Xnand_two_0 nand0out orain orain orgnd orvdd nand_two
Xnand_two_2 orout nand1out nand0out orgnd orvdd nand_two
Xnand_two_1 nand1out orbin orbin orgnd orvdd nand_two
.subckt and anda andb andvout andvdd andgnd \ensuremath{\mathsf{S}}
Xnand_two_0 nandout anda andb andgnd andvdd nand_two
Xnand_two_1 andvout nandout nandout andgnd andvdd nand_two
.subckt carry carryain carrybin carrycin carryout carryvdd carrygnd {\tt Xor\_0} and 1out and 9out or 9out carryvdd carrygnd or
Xor_1 and2out or0out carryout carryvdd carrygnd or
Xand_0 carryain carrycin and0out carryvdd carrygnd and
Xand_1 carrybin carrycin and1out carryvdd carrygnd and
Xand_2 carrybin carryain and2out carryvdd carrygnd and
.ends
```

```
.subckt transgate trans_clkp trans_vin trans_clkn trans_vout trans_vdd trans_gnd w_n16_15# M1000 trans_vout trans_clkn trans_vin Gnd nfet w=4 l=2 + ad=20 pd=18 as=20 ps=18 M1001 trans_vout trans_clkp trans_vin w_n16_15# pfet w=8 l=2 + ad=40 pd=26 as=40 ps=26 .ends

.subckt invertor inv_vdd inv_vin inv_vout inv_gnd M1000 inv_vout inv_vin inv_gnd Gnd nfet w=4 l=2 + ad=20 pd=18 as=20 ps=18 M1001 inv_vout inv_vin inv_vdd inv_vdd pfet w=8 l=2 + ad=40 pd=26 as=40 ps=26 .ends

.subckt xor xora xorb xorvout xorvdd xorgnd Xtransgate_1 invbout invaout xorb xorvout xorvdd xorgnd xorvdd transgate Xinvertor_0 xorvdd xorb invbout xorgnd invertor Xinvertor_1 xorvdd xora invaout xorgnd invertor Xinvertor_1 xorvdd xora invaout xorgnd invertor Xinvertor_1 xorvdd xora invbout xorvout xorvdd xorgnd xorvdd transgate_ends

.subckt sum sumain sumbin sumcin sumvout sumvdd sumgnd Xxor_0 sumain sumbin xorlout sumvdd sumgnd Xxor_0 sumain sumbin xorlout sumvdd sumgnd xor .ends

.subckt fa fa_ain fa_bin fa_cin fa_sout fa_cout fa_vdd fa_gnd Cxarry_0 fa_ain fa_bin fa_cin fa_sout fa_vdd fa_gnd carry Xxum_0 fa_bin fa_ain fa_cin fa_sout fa_vdd fa_gnd sum .ends

.subckt ripple fa_four_vdd fa_four_gnd ri_c0 ri_a0 ri_b0 ri_sout0 ri_a1 ri_b1 ri_sout1 + ri_a2 ri_b2 ri_sout2 ri_a3 ri_b3 ri_c0 ri_sout0 ri_c1 fa_four_vdd fa_four_gnd fa Xfa_2 ri_a2 ri_b2 ri_c0 ri_sout0 ri_c3 fa_four_vdd fa_four_gnd fa Xfa_2 ri_a2 ri_b2 ri_c1 ri_sout1 ri_c2 fa_four_vdd fa_four_gnd fa .ends
```