

Very Low Power/Voltage CMOS SRAM 512K X 8 bit

BS62LV4006

■ FEATURES

• Wide Vcc operation voltage: 2.4V ~ 5.5V

• Very low power consumption :

Vcc = 3.0V C-grade: 29mA (@55ns) operating current I -grade: 30mA (@55ns) operating current C-grade: 24mA (@70ns) operating current

I -grade: 25mA (@70ns) operating current 0.45uA (Typ.) CMOS standby current

Vcc = 5.0V C-grade: 68mA (@55ns) operating current
I -grade: 70mA (@55ns) operating current
C-grade: 58mA (@70ns) operating current
I -grade: 60mA (@70ns) operating current

2.0uA (Typ.) CMOS standby current

• High speed access time :

-55 55ns -70 70ns

- · Automatic power down when chip is deselected
- · Fully static operation

- Data retention supply voltage as low as 1.5V
- Easy expansion with CE and OE options
- Three state outputs and TTL compatible

■ DESCRIPTION

The BS62LV4006 is a high performance, very low power CMOS Static Random Access Memory organized as 524,288 words by 8 bits and operates from a wide range of 2.4V to 5.5V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.45uA at $3.0\text{V}/25^{\circ}\text{C}$ and maximum access time of 55ns at $3.0\text{V}/85^{\circ}\text{C}$. Easy memory expansion is provided by an active LOW chip enable $\overline{(\text{OE})}$, and active LOW output enable $\overline{(\text{OE})}$ and three-state output


The BS62LV4006 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS62LV4006 is available in the JEDEC standard 32L SOP, TSOP , PDIP, TSOP II and STSOP package.

■ PRODUCT FAMILY


			SPEED		POWER DISS	SIPATION		
PRODUCT	OPERATING	Vcc (ns)		STANDBY (ICCSB1, Max)		Operating (Icc, Max)		PKG TYPE
FAMILY	TEMPERATURE	RANGE	55ns:3.0~5.5V 70ns:2.7~5.5V	Vcc = 3.0V	Vcc =5.0V	Vcc = 3.0V 70ns	Vcc =5.0V 70ns	ITPE
BS62LV4006TC		+0° C to +70° C 2.4V ~ 5.5V		5uA	30uA	24mA	58mA	TSOP-32
BS62LV4006STC			5.5V 55 / 70					STSOP-32
BS62LV4006SC	+0° C to +70° C							SOP-32
BS62LV4006EC								TSOP2-32
BS62LV4006PC								PDIP-32
BS62LV4006TI								TSOP-32
BS62LV4006STI								STSOP-32
BS62LV4006SI	-40° C to +85° C	2.4V ~ 5.5V	55 / 70	10uA	60uA	25mA	60mA	SOP-32
BS62LV4006EI								TSOP2-32
BS62LV4006PI								PDIP-32

■ PIN CONFIGURATIONS



A11	1 • 2 3 4 4 5 6 6 7 8 9 10 11	BS62LV4006TC BS62LV4006STC BS62LV4006TI BS62LV4006STI	32
	1	BS62LV4006STI	
A14 L A12 L A7 L	11 12 13		22 DQ1 21 DQ0 20 A0
A6 □ A5 □	14 15 16		19 A1 18 A2
A4 □	10		17 🗀 A3

■ BLOCK DIAGRAM



Brilliance Semiconductor, Inc. reserves the right to modify document contents without notice.



■ PIN DESCRIPTIONS

Name	Function
A0-A18 Address Input	These 19 address inputs select one of the 524,288 x 8-bit words in the RAM
CE Chip Enable Input	CE is active LOW. Chip enables must be active when data read from or write to the device. if chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present on the DQ pins; when \overline{WE} is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{OE} is inactive.
DQ0-DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
GND	Ground

■ TRUTH TABLE

MODE	WE	CE	ŌĒ	I/O OPERATION	Vcc CURRENT
Not selected	Х	Н	Х	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	Н	L	Н	High Z	I _{cc}
Read	Н	L	L	Dout	I _{cc}
Write	L	L	Х	DIN	Icc

■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TBIAS	Temperature Under Bias	-40 to +85	°C
Тѕтс	TSTG Storage Temperature -60 to +150		°C
Рт	Power Dissipation	1.0	W
lout	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc		
Commercial	0 ° C to +70 ° C	2.4V ~ 5.5V		
Industrial	-40 ° C to +85 ° C	2.4V ~ 5.5V		

■ CAPACITANCE ⁽¹⁾ (TA = 25°C, f = 1.0 MHz)

SYN	/BOL	PARAMETER	CONDITIONS	MAX.	UNIT
	CIN	Input Capacitance	VIN=0V	6	pF
С	DQ	Input/Output Capacitance	VI/O=0V	8	pF

^{1.} This parameter is guaranteed and not 100% tested.



■ DC ELECTRICAL CHARACTERISTICS (TA = -40 to + 85°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS			MIN.	TYP. (1)	MAX.	UNITS	
VIL	Guaranteed Input Low Voltage ⁽³⁾			Vcc = 3.0 V Vcc = 5.0 V	-0.5	1	0.8	V	
VIH	Guaranteed Input High Voltage ⁽³⁾	Vcc Vcc			2.0 2.2	ı	Vcc+0.3	٧	
IIL	Input Leakage Current	Vcc = Max, V _{IN} = 0V to	Vcc				1	uA	
ILO	Output Leakage Current	$Vcc = Max, \overline{CE} = V_{IH}, \text{ or } \overline{OE} = V_{IH},$ $V_{IIO} = 0V \text{ to } Vcc$					1	uA	
Vol	Output Low Voltage	Vcc = Max, IoL = 2.0mA Vcc					0.4 0.4	V	
Vон	Output High Voltage	Vcc = Min, Iон = -1.0m	Vcc = Min, IoH = -1.0mA		2.4			V	
Icc ⁽⁵⁾	Operating Power Supply	CE = V _I , I _{DQ} = 0mA,	70ns	Vcc = 3.0 V			25	mA	
100	Current	F=Fmax ⁽²⁾	70ns	Vcc = 5.0 V			60	ША	
lease		0 - \/ \		Vcc = 3.0 V			0.5	0	
ICCSB	Standby Current-TTL	$\overline{CE} = V_{H}, I_{DQ} = 0mA$		Vcc = 5.0 V			1.0	mA	
(4)	Otara dha comara da OMOO	$\label{eq:constraint} \begin{array}{ll} \overline{CE} \; \geq \; Vcc\text{-}0.2V, \\ V_{\text{IN}} \; \geq \; Vcc\text{-}0.2V \; \text{or} \; V_{\text{IN}} \; \leq \; 0.2V \end{array}$		Vcc = 3.0 V		0.45	10		
ICCSB1 \	Standby Current-CMOS			Vcc = 5.0 V		2.0	60	· uA	


- Typical characteristics are at TA = 25°C.
 Fmax = 1/t_{RC}.
 These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.
- 4. IccsB1_Max. is 5uA/30uA at Vcc=3.0V/5.0V and TA=70°C. 5. Icc_Max. is 30mA(@3.0V)/70mA(@5.0V) under 55ns operation.

■ DATA RETENTION CHARACTERISTICS (TA = -40 to +85°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V_{DR}	Vcc for Data Retention	$ \begin{array}{c c} \overline{\text{CE}} \; \geq \; \text{Vcc - 0.2V} \\ \text{V}_{\text{IN}} \; \geq \; \text{Vcc - 0.2V or V}_{\text{IN}} \; \leq \; 0.2V \\ \end{array} $	1.5			V
I _{CCDR}	Data Retention Current	$\begin{array}{ c c c } \hline \overline{CE} & \geq & Vcc - 0.2V \\ V_{IN} & \geq & Vcc - 0.2V \text{ or } V_{IN} & \leq & 0.2V \\ \end{array}$	-	0.3	1.3	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0		-	ns
t _R	Operation Recovery Time	See Retention wavelonn	T _{RC} (2)			ns

- 1. Vcc = 1.5V, T_A = + 25°C
- 2. t_{RC} = Read Cycle Time
- 3. IccDR_MAX. is 0.8uA at TA=70°C.

■ LOW V_{CC} DATA RETENTION WAVEFORM (CE Controlled)



R0201-BS62LV4006 Revision 1.1 3 2004 Jan.



■AC TEST CONDITIONS

(Test Load and Input/Output Reference)

Input Pulse Levels	Vcc / 0V
Input Rise and Fall Times	1V/ns
Input and Output Timing Reference Level	0.5Vcc
Output Load	C_L = 30pF+1TTL C_L = 100pF+1TTL

■ KEY TO SWITCHING WAVEFORMS


WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE

■ AC ELECTRICAL CHARACTERISTICS (TA = -40 to + 85°C) READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		CLE TIME : 8 cc = 3.0~5.8 TYP.			E TIME : = 2.7~5 TYP.		UNIT
t	t _{rc}	Read Cycle Time	55			70			ns
t	t _{AA}	Address Access Time	1		55	1	-	70	ns
t _{elQV}	t _{acs}	Chip Select Access Time			55			70	ns
t _{GLQV}	t _{oe}	Output Enable to Output Valid			30			35	ns
t _{elQX}	t _{cLZ}	Chip Select to Output Low Z	10			10			ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z	10			10			ns
t _{ehQZ}	t _{cHZ}	Chip Deselect to Output in High Z	1		30	1	-	35	ns
t _{GHQZ}	t _{oHZ}	Output Disable to Output in High Z	1		25	1	-	30	ns
t _{axox}	t _{oн}	Data Hold from Address Change	10			10			ns


■ SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE1 (1,2,4)






READ CYCLE2 (1,3,4)



READ CYCLE3 (1,4)



NOTES:

- 1. WE is high in read Cycle.
- 2. Device is continuously selected when \overline{CE} = V_{IL} .
 3. Address valid prior to or coincident with \overline{CE} transition low.
- 5. The parameter is guaranteed but not 100% tested.




■ AC ELECTRICAL CHARACTERISTICS (TA = -40 to + 85°C)

WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		CYCLE TIME: 55ns (Vcc = 3.0~5.5V) MIN. TYP. MAX.		CYCLE TIME: 70ns (Vcc = 2.7~5.5V) MIN. TYP. MAX.			UNIT
t	t _{wc}	Write Cycle Time	55			70	-	-	ns
t _{E1LWH}	t _{cw}	Chip Select to End of Write	55			70	-		ns
t _{AVWL}	t _{as}	Address Set up Time	0			0			ns
t	t _{aw}	Address Valid to End of Write	55			70			ns
t _{wLWH}	t _{wp}	Write Pulse Width	30			35			ns
t _{whax}	t _{wr}	Write Recovery Time (CE, WE)	0			0			ns
t _{wLOZ}	t _{whz}	Write to Output in High Z			25			30	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap	25			30			ns
t _{whdx}	t _{DH}	Data Hold from Write Time	0			0			ns
t _{GHOZ}	t _{onz}	Output Disable to Output in High Z	-		25			30	ns
t _{whqx}	t _{ow}	Endot Write to Output Active	5			5			ns


■ SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE1 (1)





WRITE CYCLE2 (1,6)




NOTES:

- 1. $\overline{\text{WE}}$ must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. Two is measured from the earlier of \overline{CE} or \overline{WE} going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the $\overline{\text{CE}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transitions or after the $\overline{\text{WE}}$ transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If $\overline{\text{CE}}$ is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. The parameter is guaranteed but not 100% tested.
- 11. Tow is measured from the later of $\overline{\text{CE}}$ going low to the end of write.




■ ORDERING INFORMATION



Note

BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.


■ PACKAGE DIMENSIONS



SYNDOOL UNIT	INCH	MM
A	0.111±0.007	2.821±0.176
A1	0.009±0.005	0.229±0.127
A2	0.1055±0.0055	2.680±0.140
b	0.014 ~ 0.020	0.35 ~ 0.50
b1	0.014 ~ 0.018	0.35 ~ 0.46
С	0.006 ~ 0.012	0.15 ~ 0.32
c1	0.006 ~ 0.011	0.15 ~ 0.28
D	0.805±0.005	20.447±0.127
Е	0.445±0.005	11.303±0.127
E1	0.555±0.012	14.097±0.305
e	0.050±0.006	1.270±0.152
L	0.033±0.010	0.834±0.25
L1	0.055±0.008	1.397±0.203
У	0.004 Max.	0.1 Max.
θ	0° ~ 10°	0° ~ 10°

SOP -32





SYMBOL	DIMENSION (MM)			DIMENSION (INCH)			
	MIN.	NOM.	MAX.	MIN.	NOM.	МАХ	
A			1.20			0.047	
Al	0.05	0.10	0.15	0.002	0.004	0.006	
A2	0.95	1.00	1.05	0.037	0.039	0.042	
ь	0.30		0.52	0.012		0.028	
ы	0.30	0.40	0.45	0.012	0.016	0.018	
c	0.12		0.21	0.005		0.006	
cl	0.10	0.127	0.16	0.004	0.005	0.006	
ם	20.82	20.95	21.06	0.820	0.825	0.830	
E	11.56	11.76	11.96	0.455	0.463	0.471	
EI	10.03	10.16	10.29	0.394	0.400	0.405	
•	1	27 BASIC		0.050 BASIC			
L	0.40	0.50	0.60	0.016	0.020	0.024	
Li	0.25 BASIC			0.010 BASIC			
L2	. 0	.8 REF		0.031 REP			
R	0.12		0.25	0.005		0.018	
RI	0.12			0.005			
Z D	0	.95 REF			0.037 REF		
Y			0.10			0.004	


- NOTE:

 1. CONTROLLING DIMENSION: MILLIMETERS.
 2. REFREENCE DOCUMENT: 1:EDEC MS-024
 3. DIMENSION DO DOES NOT INCLIDE MOLD PROTRUSION.
 MOLD PROTRUSION SHALL NOT EXCEED 0.15(0.000*) PERSIDE.
 DIMENSION E.1 DOES NOT INCLUDE INTERLEAD PROTRUSION.
 HITERLEAD PROTRUSION SHALL NOT EXCEED 0.25(0.01*) PER SIDE.
 4. DIMENSION b. DOES NOT INCLUDE DAMBAR PROTRUSIONS/INTRUSION.
 ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD T
 BE WIDER THAN THE MAX BDIMENSION BY MORE THAN 0.13
 DAMBAR NITRUSION SHALL NOT CAUSE THE LEAD T
 DAMBAR THRUSION SHALL NOT CAUSE THE LEAD T
 THAN THE MIN b. DIMENSION BY MORE THAN 0.13
 DAMBAR NITRUSION SHALL NOT CAUSE THE LEAD T
 THAN THE MIN b. DIMENSION BY MORE THAN 0.07

 THAN THE MIN b. DIMENSION BY MORE THAN 0.07

 THAN THE MIN b. DIMENSION BY MORE THAN 0.07

TSOP2 - 32




SYMBOL	INCH	ММ
Α	0.0433± 0.004	1.10± 0.10
A1	0.004± 0.002	0.10± 0.05
A2	0.039± 0.002	1.00± 0.05
b	0.009± 0.002	0.22± 0.05
b1	0.008± 0.001	0.20± 0.03
С	0.004 ~ 0.008	0.10 ~ 0.21
cl	0.004 ~ 0.006	0.10 ~ 0.16
D	0.724± 0.004	18.40± 0.10
E	0.315± 0.004	8.00± 0.10
е	0.020± 0.004	0.50± 0.10
HD	0.787± 0.008	20.00± 0.20
L	0.0197 +0.008	0.50 +0.2
L1	0.0315± 0.004	0.80± 0.10
у	0.004 Max.	0.1 Max.
θ	0' ~ 8'	0. ~ 8.

TSOP - 32




■ PACKAGE DIMENSIONS (continued)



UNIT	INCH	MM
A	0.0433± 0.004	1.10± 0.10
A1	0.004± 0.002	0.10± 0.05
A2	0.039± 0.002	1.00± 0.05
ь	0.009± 0.002	0.22± 0.05
b1	0.008± 0.001	0.20± 0.03
c	0.004 ~ 0.008	0.10 ~ 0.21
c1	0.004 ~ 0.006	0.10 ~ 0.16
D	0.465± 0.004	11.80± 0.10
E	0.315± 0.004	8.00± 0.10
e	0.020± 0.004	0.50± 0.10
HD	0.528± 0.008	13.40± 0.20
L	0.0197 +0.008	0.50 +0.2
L1	0.0315± 0.004	0.80± 0.10
у	0.004 Max.	0.1 Max.
A	0' ~ 8'	0, ~ 8,

STSOP - 32



	E	
, 5	5~~~	٥Į
¥2	E1	7
	- E1 -	
	eВ	

PDIP - 32

UNIT	INCH(BASE)	MM(REF)
A1	0.010(MIN)	0.254(MIN)
A2	0.154±0.005	3.912±0.127
В	0.018±0.005	0.457±0.127
B1	0.050±0.005	1.270±0.127
с	0.010±0.004	0.254±0.102
D	1.650±0.005	41.910±0.127
E	0.600±0.010	15.240±0.254
E1	0.544±0.004	13.818±0.102
e	0.100(TYP)	2.540(TYP)
eВ	0.650±0.020	16.510±0.508
L	0.130±0.010	3.302±0.254
S	0.075±0.010	1.905±0.254
Q1	0.070±0.005	1.778±0.127