

Intel[®] Processor Identification and the CPUID Instruction

Application Note 485

September 2006

Document Number: 241618-031



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® processors may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel® 64 requires a computer system with a processor, chipset, BIOS, operating system, device drivers, and applications enabled for Intel 64. Processor will not operate (including 32-bit operation) without an Intel 64-enabled BIOS. Performance will vary depending on your hardware and software configurations. See http://www.intel.com/info/em64t for more information including details on which processors support Intel 64, or consult with your system vendor for more information.

Not all specified units of this processor support Thermal Monitor 2 and Enhanced Intel SpeedStep® Technology. See the Processor Spec Finder at http://processorfinder.intel.com or contact your Intel representative for more information.

- † Hyper-Threading Technology requires a computer system with an Intel® Pentium® 4 processor supporting Hyper-Threading Technology and an HT Technology enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. See http://www.intel.com/info/hyperthreading/ for more information including details on which processors support HT Technology.
- ± Intel® Virtualization Technology requires a computer system with a processor, chipset, BIOS, virtual machine monitor (VMM) and for some uses, certain platform software, enabled for it. Functionality, performance or other benefit will vary depending on hardware and software configurations. Intel Virtualization Technology-enabled VMM applications are currently in development.

Intel, Pentium, Celeron, Itanium, Intel NetBurst, Intel Xeon, Pentium II Xeon, Pentium III Xeon, Intel SpeedStep, OverDrive, MMX, Intel486, Intel386, IntelDX2, Intel Core, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 1993—2006, Intel Corporation

int_{el}.

Contents

1	Introd	Introduction						
	1.1	Update	Support	11				
2	Detec	ting the C	PUID Instruction	13				
3	Outpu	ut of the C	PUID Instruction	15				
	3.1	Standa	rd CPUID Functions	17				
		3.1.1	Vendor-ID and Largest Standard Function (Function 0)	17				
		3.1.2	Feature Information (Function 1)					
			3.1.2.1 Processor Signature					
			3.1.2.2 Composing the Family, Model and Stepping (FMS) va					
			3.1.2.3 Feature Flags					
			3.1.2.4 SYSENTER/SYSEXIT – SEP Features Bit					
		3.1.3	Cache Descriptors (Function 2)	27				
		0.4.4	3.1.3.1 Pentium® 4 Processor, Model 0 Output Example					
		3.1.4	Processor Serial Number (Function 3)					
		3.1.5	Deterministic Cache Parameters (Function 4)	31				
		3.1.6	3.1.5.1 Cache Sharing Among Cores and Threads	პ∠				
		3.1.6	MONITOR / MWAIT Parameters (Function 5)	32				
		3.1.7	6)					
		3.1.8	Reserved (Function 7)					
		3.1.9	Reserved (Function 8)					
		3.1.10	Direct Cache Access (DCA) Parameters (Function 9)					
	3.2		ed CPUID Functions					
	0.2	3.2.1	Largest Extended Function # (Function 80000000h)					
		3.2.2	Extended Feature Bits (Function 800000001h)	34 32				
		3.2.3	Processor Name / Brand String (Function 80000002h, 80000003					
		0.2.0	8000004h)	35				
			3.2.3.1 Building the Processor Name	36				
			3.2.3.2 Displaying the Processor Name					
		3.2.4	Reserved (Function 80000005h)					
		3.2.5	Extended L2 Cache Features (Function 80000006h)	37				
		3.2.6	Reserved (Function 80000007h)					
		3.2.7	Virtual and Physical address Sizes (Function 80000008h)	38				
4	Proce	ssor Seria	al Number	39				
	4.1	4.1 Presence of Processor Serial Number						
	4.2							
5	Brand	ID and B	rand String	41				
	5.1	Brand II	D	41				
	5.2		String					
	5.2	Dianu C	Zuiig	ㅋ ١				
6	Usag	e Guidelin	es	43				



7	Proper Identification Sequence	45
8	Usage Program Examples	47
9	Alternate Method of Detecting Features	49
10	Denormals Are Zero	51
11	Operating Frequency	53
12	Program Examples	55



Figures

Table 3-1. Processor Type (Bit Positions 13 and 12)		Figure 2-1. Flag Register Evolution	16 17 19
Table 3-2. Intel386™ Processor Signatures	Tables		
Table 3-2. Intel386™ Processor Signatures		Table 3-1. Processor Type (Bit Positions 13 and 12)	18
Table 3-4. Feature Flag Values Reported in the EDX Register			
Table 3-5. Feature Flag Values Reported in the ECX Register			
Table 3-6. Descriptor Formats			
Table 3-7. Descriptor Decode Values		, , , , , , , , , , , , , , , , , , ,	
Table 3-8. Pentium® 4 Processor, Model 0 with 256 KB L2 Cache CPUID (EAX=2) Example Return Values			
Example Return Values		Table 3-7. Descriptor Decode Values	28
Table 3-9. Deterministic Cache Parameters			0.4
Table 3-10. MONITOR / MWAIT Parameters			
Table 3-11. Digital Thermal Sensor and Power Management Parameters			
Table 3-12. DCA parameters			
Table 3-13. Largest Extended Function			
Table 3-14. Extended Feature Flag Values Reported in the EDX Register			
Table 3-15. Extended Feature Flag Values Reported in the ECX Register			
Table 3-16. L2 Cache Details			
Table 3-17. Virtual and Physical Address Size Definitions			
Table 5-1. Brand ID, CPUID (EAX=1) Return Values in EBX (bits 7 through 0)			
Examples Example 1. Building the Processor Brand String			
Examples Example 1. Building the Processor Brand String			
Example 2. Displaying the Processor Brand String	Examp		
Example 2. Displaying the Processor Brand String			
Example 3. Processor Identification Extraction Procedure		Example 1. Building the Processor Brand String	36
Example 4. Processor Identification Procedure in Assembly Language			
Example 5. Processor Identification Procedure in the C Language			
Example 6. Instruction Extension Detection Using Exception Handlers			
Example 7. Detecting Denormals-Are-Zero Support95			



Revision History

Revision	Description	Date
-001	Original Issue.	05/93
-002	Modified Table 3-3 Intel486™ and Pentium® Processor Signatures.	10/93
-003	Updated to accommodate new processor versions. Program examples modified for ease of use, section added discussing BIOS recognition for OverDrive® processors and feature flag information updated.	09/94
-004	Updated with Pentium Pro and OverDrive processors information. Modified, Table 3-2, and . Inserted Table 3-5. Feature Flag Values Reported in the ECX Register , , . Inserted Sections 3.4. and 3.5.	12/95
-005	Added Figure 2-1 and Figure 3-2. Added Footnotes 1 and 2. Modified. Added Assembly code example in Section 4. Modified Tables 3, 5 and 7. Added two bullets in Section 5.0. Modified cpuid3b.ASM and cpuid3b.C programs to determine if processor features MMX [™] technology. Modified Figure 6.0.	11/96
-006	Modified Table 3. Added reserved for future member of P6 family of processors entry. Modified table header to reflect Pentium II processor family. Modified Table 5. Added SEP bit definition. Added Section 3.5. Added Section 3.7 and Table 9. Corrected references of P6 family to reflect correct usage.	03/97
	Modified cpuid3a.asm, cpuid3b.asm and cpuid3.c example code sections to check for SEP feature bit and to check for, and identify, the Pentium II processor. Added additional disclaimer related to designers and errata.	
- 007	Modified Table 2. Added Pentium II processor, model 5 entry. Modified existing Pentium II processor entry to read "Pentium II processor, model 3". Modified Table 5. Added additional feature bits, PAT and FXSR. Modified Table 7. Added entries 44h and 45h.	01/98
	Removed the note "Do not assume a value of 1 in a feature flag indicates that a given feature is present. For future feature flags, a value of 1 may indicate that the specific feature is not present" in section 4.0.	
	Modified cpuid3b.asm and cpuid3.c example code section to check for, and identify, the Pentium II processor, model 5. Modified existing Pentium II processor code to print Pentium II processor, model 3.	
- 008	Added note to identify Intel [®] Celeron [®] processor, model 5 in section 3.2. Modified Table 2. Added Celeron processor and Pentium [®] OverDrive [®] processor with MMX [™] technology entry. Modified Table 5. Added additional feature bit, PSE-36.	04/98
	Modified cpuid3b.asm and cpuid3.c example code to check for, and identify, the Celeron processor.	
-009	Added note to identify Pentium II Xeon™ processor in section 3.2. Modified Table 2. Added Pentium II Xeon processor entry.	06/98
	Modified cpuid3b.asm and cpuid3.c example code to check for, and identify, the Pentium II Xeon processor.	
-010	No Changes	



Revision	Description	Date			
-011	Modified Table 2. Added Celeron processor, model 6 entry.	12/98			
	Modified cpuid3b.asm and cpuid3.c example code to check for, and identify, the Celeron processor, model 6.				
-012	Modified Figure 1 to add the reserved information for the Intel386 processors. Modified Figure 2. Added the Processor serial number information returned when the CPUID instruction is executed with EAX=3. Modified Table 1. Added the Processor serial number parameter. Modified Table 2. Added the Pentium III processor and Pentium III Xeon processor. Added Section 4 "Processor serial number".				
	Modified cpuid3a.asm, cpuid3b.asm and cpuid3.c example code to check for and identify the Pentium III processor and the Pentium III Xeon processor.				
-013	Modified Figure 2. Added the Brand ID information returned when the CPUID instruction is executed with EAX=1. Added section 5 "Brand ID". Added Table 10 that shows the defined Brand ID values.	10/99			
	Modified cpuid3a.asm, cpuid3b.asm and cpuid3.c example code to check for and identify the Pentium III processor, model 8 and the Pentium III Xeon processor, model 8.				
-014	Modified Table 4. Added Celeron processor, model 8	03/00			
-015	Modified Table 4. Added Pentium III Xeon processor, model A. Modified , Added the 8-way set associative 1M, and 8-way set associative 2M cache descriptor entries.	05/00			
-016	Revised Figure 2 to include the Extended Family and Extended Model when CPUID is executed with EAX=1.	11/00			
	Added section 6 which describes the Brand String.				
	Added section 10 Alternate Method of Detecting Features and sample code .				
	Added the Pentium 4 processor signature to Table 4.				
	Added new feature flags (SSE2, SS and TM) to Table 5.				
	Added new cache descriptors to .				
	Removed Pentium Pro cache descriptor example.				
-017	Modified Figure 2 to include additional features reported by the Pentium 4 processors.	02/01			
	Modified to include additional Cache and TLB descriptors defined by the Intel® NetBurst™ microarchitecture.				
	Added Section 10 and program Example 5 which describes how to detect if a processor supports the DAZ feature.				
	Added Section 11 and program Example 6 which describes a method of calculating the actual operating frequency of the processor.				
-018	Changed the second 66h cache descriptor in Table 7 to 68h.	06/01			
	Added the 83h cache descriptor to Table 7.				
	Added the Pentium III processor, model B, processor signature and the Intel Xeon processor, processor signature to Table 4.				
	Modified Table 4 to include the extended family and extended model fields.				
	Modified Table 1 to include the information returned by the extended CPUID functions.				



Revision	Description	Date
-019	Changed to use registered trademark for Intel® Celeron® throughout entire document.	01/02
	Modified Table 5-1 to include new Brand ID values supported by the Intel® processors with Intel NetBurst® microarchitecture.	
	Added Hyper-Threading Technology Flag to and Logical Processor Count to .	
	Modified cpuid3b.asm and cpuid3.c example code to check for and identify Intel® processors based on the updated Brand ID values contained in Table 5-1.	
-020	Modified to include new Cache Descriptor values supported by the Intel processors with Intel NetBurst microarchitecture.	03/02
	Modified Table 5-1 to include new Brand ID values supported by the Intel processors with Intel NetBurst microarchitecture.	
	Modified cpuid3b.asm and cpuid3.c example code to check for and identify Intel® processors based on the updated Brand ID values contained in Table 5-1.	
-021	Modified Table 3-3 to include additional processors that return a processor signature with a value in the family code equal to 0Fh.	05/02
	Modified to include new Cache Descriptor values supported by various Intel processors.	
	Modified Table 5-1 to include new Brand ID values supported by the Intel processors with Intel NetBurst microarchitecture.	
	Modified cpuid3b.asm and cpuid3.c example code to check for and identify Intel processors based on the updated Brand ID values contained in Table 5-1.	
-022	Modified with correct Cache Descriptor descriptions.	11/02
	Modified with new feature flags returned in EDX.	
	Added Table 3-5. Feature Flag Values Reported in the ECX Register the feature flags returned in ECX.	
	Modified Table 3-3, broke out the processors with family 'F' by model numbers.	
-023	Modified Table 3-3, added the Intel® Pentium® M processor.	03/03
	Modified with new feature flags returned in EDX.	
	Modified Table 3-5. Feature Flag Values Reported in the ECX Register the feature flags returned in ECX.	
	Modified with correct Cache Descriptor descriptions.	
-024	Corrected feature flag definitions in Table 3-5. Feature Flag Values Reported in the ECX Register for bits 7 and 8.	11/03



Revision	Description	Date		
-025	Modified Table 1 to add Deterministic Cache Parameters function (CPUID executed with EAX=4), MONITOR/MWAIT function (CPUID instruction is executed with EAX=5), Extended L2 Cache Features function (CPUID executed with EAX=80000006), Extended Addresses Sizes function (CPUID is executed with EAX=80000008).			
	Modified Table 1 and Table 5 to reinforce no PSN on Pentium® 4 family processors.			
	Modified, added the Intel® Pentium® 4 processor and Intel® Celeron® processor on 90nm process.			
	Modified Table 3-5. Feature Flag Values Reported in the ECX Register to add new feature flags returned in ECX.			
	Modified to include new Cache Descriptor values supported by various Intel processors.			
	Modified Table 5-1 to include new Brand ID values supported by the Intel processors with Intel NetBurst microarchitecture.			
	Modified cpuid3b.asm and cpuid3.c example code to check for and identify Intel processors based on the updated Brand ID values contained in Table 5-1.			
	Modified features.cpp, cpuid3.c, and cpuid3a.asm to check for and identify new feature flags based on the updated values in Table 3-5. Feature Flag Values Reported in the ECX Register.			
-026	Corrected the name of the feature flag returned in EDX[31] (PBE) when the CPUID instruction is executed with EAX set to a 1.	05/04		
	Modified to indicate CPUID function 80000001h now returns extended feature flags in the EAX register.			
	Added the Intel® Pentium® M processor (family 6, model D) to Table 3-3.			
	Added section 3.2.2 and .			
	Modified Table 3-5. Feature Flag Values Reported in the ECX Register to add new feature flags returned in ECX.			
	Modified Table 3-5. Feature Flag Values Reported in the ECX Register to include new Cache Descriptor values supported by various Intel processors.			
	Modified Table 5-1 to include new Brand ID values supported by the Intel processors with P6 family microarchitecture.			
	Modified cpuid3b.asm and cpuid3.c example code to check for and identify Intel processors based on the updated Brand ID values contained in Table 5-1.			
	Modified features.cpp, cpuid3.c, and cpuid3a.asm to check for and identify new feature flags based on the updated values in Table 3-5. Feature Flag Values Reported in the ECX Register.			
-027	Corrected the register used for Extended Feature Flags in	07/04		



Revision	Description	Date
-028	Corrected bit field definitions in for CPUID functions 80000001h and 80000006h.	02/05
	Added processor names for family 'F', model '4' to Table 3-3.	
	Updated Table 3-5. Feature Flag Values Reported in the ECX Register to include the feature flag definition (ECX[13]) for the CMPXCHG16B instruction.	
	Updated to include extended feature flag definitions for (EDX[11]) SYSCALL / SYSRET and (EDX[20]) Execute Disable bit.	
	Updated Example 1 to extract CPUID extended function information.	
	Updated Example 2 and Example 3 to detect and display extended features identified by CPUID function 80000001h.	
-029	Modified to include new Cache Descriptor values supported by various Intel processors.	03/05
-030	Corrected Table 3-15. Extended Feature Flag Values Reported in the ECX Register.	01/06
	Added CPUID function 6, Power management Feature to Table 3-1.	
	Updated Table 3-5 to include the feature flag definition (EDX[30]) for IA64 capabilities.	
	Updated Table 3-10 to include new Cache Descriptor values supported by Intel Pentium 4 processors.	
	Modified cpuid3b.asm and cpuid3.c example code to check for IA64 capabilites, CMPXCHG16B, LAHF/SAHF instructions.	
-031	Update Intel® EM64T portions with new naming convention for Inte® 64 Instruction Set Architecture.	09/06
	Added section Composing the Family, Model and Stepping (FMS) values	
	Added section Extended CPUID Functions	
	Updated Table 3-4 to include the Intel® Core™2 Duo processor family.	
	Updated Table 3-6 to include the feature flag definitions for VMX, SSSE3 and DCA.	
	Updated Table 3-10 to include new Cache Descriptor values supported by Intel Core 2 Duo processor.	
	Update CPUFREQ.ASM with alternate method to determine frequency without using TSC.	

§



1 Introduction

As the Intel® Architecture evolves with the addition of new generations and models of processors (8086, 8088, Intel286, Intel386TM, Intel486TM, Pentium® processors, Pentium® OverDrive® processors, Pentium® processors with MMXTM technology, Pentium® OverDrive® processors with MMXTM technology, Pentium® II processors, Pentium® II Xeon® processors, Pentium® II Overdrive® processors, Intel® Celeron® processors, Mobile Intel® Celeron® D processors, Intel® Celeron® M processors, Pentium® III processors, Mobile Intel® Pentium® III Processor - M, Pentium® III Xeon® processors, Pentium® 4 processors, Mobile Intel® Pentium® 4 processor - M, Intel® Pentium® M Processor, Pentium® D processor, Pentium® processor Extreme Edition, Intel® CoreTM Solo processor, Intel® CoreTM Duo processor, Intel® CoreTM2 Duo processor, Intel® CoreTM2 Extreme processor, Intel® Xeon® processors and Intel® Xeon® processor MP), it is essential that Intel provide an increasingly sophisticated means with which software can identify the features available on each processor. This identification mechanism has evolved in conjunction with the Intel Architecture as follows:

- 1. Originally, Intel published code sequences that could detect minor implementation or architectural differences to identify processor generations.
- 2. Later, with the advent of the Intel386 processor, Intel implemented processor signature identification that provided the processor family, model, and stepping numbers to software, but only upon reset.
- 3. As the Intel Architecture evolved, Intel extended the processor signature identification into the CPUID instruction. The CPUID instruction not only provides the processor signature, but also provides information about the features supported by and implemented on the Intel processor.

The evolution of processor identification was necessary because, as the Intel Architecture proliferates, the computing market must be able to tune processor functionality across processor generations and models that have differing sets of features. Anticipating that this trend will continue with future processor generations, the Intel Architecture implementation of the CPUID instruction is extensible.

This application note explains how to use the CPUID instruction in software applications, BIOS implementations, and various processor tools. By taking advantage of the CPUID instruction, software developers can create software applications and tools that can execute compatibly across the widest range of Intel processor generations and models, past, present, and future.

1.1 Update Support

You can obtain new Intel processor signature and feature bits information from the developer's manual, programmer's reference manual or appropriate documentation for a processor. In addition, you can receive updated versions of the programming examples included in this application note; contact your Intel representative for more information, or visit Intel's website at http://developer.intel.com/.

§






2 Detecting the CPUID Instruction

The Intel486 family and subsequent Intel processors provide a straightforward method for determining whether the processor's internal architecture is able to execute the CPUID instruction. This method uses the ID flag in bit 21 of the EFLAGS register. If software can change the value of this flag, the CPUID instruction is executable (see Figure 2-1).

Figure 2-1. Flag Register Evolution



The POPF, POPFD, PUSHF, and PUSHFD instructions are used to access the Flags in Eflags register. The program examples at the end of this application note show how you use the PUSHFD instruction to read and the POPFD instruction to change the value of the ID flag.

§

¹Only in some Intel486[™] and succeeding processors. Bit 21 in the Intel386[™] processor's Eflag register cannot be changed by software, and the Intel386 processor cannot execute the CPUID instruction. Execution of CPUID on a processor that does not support this instruction will result in an invalid opcode exception.





3 Output of the CPUID Instruction

The CPUID instruction supports two sets of functions. The first set returns basic processor information. The second set returns extended processor information. Figure 3-1 summarizes the basic processor information output by the CPUID instruction. The output from the CPUID instruction is fully dependent upon the contents of the EAX register. This means, by placing different values in the EAX register and then executing CPUID, the CPUID instruction will perform a specific function dependent upon whatever value is resident in the EAX register. In order to determine the highest acceptable value for the EAX register input and CPUID functions that return the basic processor information, the program should set the EAX register parameter value to "0" and then execute the CPUID instruction as follows:

MOV EAX, 00H CPUID

After the execution of the CPUID instruction, a return value will be present in the EAX register. Always use an EAX parameter value that is equal to or greater than zero and less than or equal to this highest EAX "returned" value.


In order to determine the highest acceptable value for the EAX register input and CPUID functions that return the extended processor information, the program should set the EAX register parameter value to "80000000h" and then execute the CPUID instruction as follows:

MOV EAX, 80000000H CPUID

After the execution of the CPUID instruction, a return value will be present in the EAX register. Always use an EAX parameter value that is equal to or greater than 80000000h and less than or equal to this highest EAX "returned" value. On current and future IA-32 processors, bit 31 in the EAX register will be clear when CPUID is executed with an input parameter greater then highest value for either set of functions, and when the extended functions are not supported. All other bit values returned by the processor in response to a CPUID instruction with EAX set to a value higher than appropriate for that processor are model specific and should not be relied upon.



Figure 3-1. CPUID Instruction Outputs





3.1 Standard CPUID Functions

3.1.1 Vendor-ID and Largest Standard Function (Function 0)

In addition to returning the largest standard function number in the EAX register, the Intel Vendor-ID string can be simultaneously verified as well. If the EAX register contains an input value of 0, the CPUID instruction also returns the vendor identification string in the EBX, EDX, and ECX registers (see Figure 3-1). These registers contain the ASCII string:

GenuineIntel


While any imitator of the Intel Architecture can provide the CPUID instruction, no imitator can legitimately claim that its part is a genuine Intel part. So, the presence of the "GenuineIntel" string is an assurance that the CPUID instruction and the processor signature are implemented as described in this document. If the "GenuineIntel" string is not returned after execution of the CPUID instruction, do not rely upon the information described in this document to interpret the information returned by the CPUID instruction.

3.1.2 Feature Information (Function 1)

3.1.2.1 Processor Signature

Beginning with the Intel486 processor family, the EDX register contains the processor identification signature after reset (see Figure 3-2). **The processor identification signature is a 32-bit value.** The processor signature is composed from eight different bit fields. The fields in gray represent reserved bits, and should be masked out when utilizing the processor signature. The remaining six fields form the processor identification signature.

Figure 3-2. EDX Register after RESET



Processors that implement the CPUID instruction also return the 32-bit processor identification signature after reset; however, the CPUID instruction gives you the flexibility of checking the processor signature at any time. Figure 3-2 shows the format of the 32-bit processor signature for the Intel486, and subsequent Intel processors. Note that the EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register in Figure 3-1. Table 3-3 shows the values returned in the EAX register currently defined for these processors.

The extended family, bit positions 20 through 27 are used in conjunction with the family code, specified in bit positions 8 through 11, to indicate whether the processor belongs to the Intel386, Intel486, Pentium, Pentium Pro or Pentium 4 family of processors. P6 family processors include all processors based on the Pentium Pro processor architecture and have an extended family equal to 00h and a family code equal to 6h. Pentium 4 family processors include all processors based on



the Intel NetBurst[®] microarchitecture and have an extended family equal to 00h and a family code equal to 0Fh.

The extended model, bit positions 16 through 19 in conjunction with the model number, specified in bits 4 though 7, are used to identify the model of the processor within the processor's family. The stepping ID in bits 0 through 3 indicates the revision number of that model.

The processor type, specified in bit positions 12 and 13 of Table 3-1 indicates whether the processor is an original OEM processor, an OverDrive processor, or a dual processor (capable of being used in a dual processor system). Table 3-1shows the processor type values returned in bits 12 and 13 of the EAX register.

Table 3-1. Processor Type (Bit Positions 13 and 12)

Value	Description			
00	Original OEM processor			
01	OverDrive [®] processor			
10	Dual processor			
11	Intel reserved (Do Not Use)			

The Pentium II processor, model 5, the Pentium II Xeon processor, model 5, and the Celeron processor, model 5 share the same extended family, family code, extended model and model number. To differentiate between the processors, software should check the cache descriptor values through executing CPUID instruction with EAX = 2. If no L2 cache is returned, the processor is identified as an Intel[®] Celeron[®] processor, model 5. If 1 MB or 2 MB L2 cache size is reported, the processor is the Pentium II Xeon processor otherwise it is a Pentium II processor, model 5 or a Pentium II Xeon processor with 512 KB L2 cache.

The Pentium III processor, model 7, and the Pentium III Xeon processor, model 7, share the same extended family, family code, extended model and model number. To differentiate between the processors, software should check the cache descriptor values through executing CPUID instruction with EAX = 2. If 1 M or 2 M L2 cache size is reported, the processor is the Pentium III Xeon processor otherwise it is a Pentium III processor or a Pentium III Xeon processor with 512 KB L2 cache.

The processor brand for the Pentium III processor, model 8, the Pentium III Xeon processor, model 8, and the Celeron processor, model 8, can be determined by using the Brand ID values returned by the CPUID instruction when executed with EAX equal to 1. Table 5-1 shows the processor brands defined by the Brand ID.



Older versions of Intel486 SX, Intel486 DX and IntelDX2TM processors do not support the CPUID instruction², so they can only return the processor signature at reset. Refer to Table 3-3 to determine which processors support the CPUID instruction.

Figure 3-3 shows the format of the processor signature for Intel386 processors, which are different from other processors. Table 3-2 shows the values currently defined for these Intel386 processors.

Figure 3-3. Processor Signature Format on Intel386™ Processors




Table 3-2. Intel386™ Processor Signatures

Туре	Family	Major Stepping	Minor Stepping	Description
0000	0011	0000	xxxx	Intel386™ DX processor
0010	0011	0000	xxxx	Intel386 SX processor
0010	0011	0000	xxxx	Intel386 CX processor
0010	0011	0000	xxxx	Intel386 EX processor
0100	0011	0000 and 0001	xxxx	Intel386 SL processor
0000	0011	0100	xxxx	RapidCAD* coprocessor

²All Intel486 SL-enhanced and Write-Back enhanced processors are capable of executing the CPUID instruction. See Table 3-3.



Table 3-3. Intel486™ and Subsequent Processor Signatures

Extended Family	Extended Model	Туре	Family Code	Model Number	Stepping ID	Description
00000000	0000	00	0100	000x	XXXX (1)	Intel486™ DX processors
00000000	0000	00	0100	0010	xxxx (1)	Intel486 SX processors
00000000	0000	00	0100	0011	xxxx (1)	Intel487™ processors
00000000	0000	00	0100	0011	xxxx (1)	IntelDX2 [™] processors
00000000	0000	00	0100	0011	xxxx (1)	IntelDX2 OverDrive® processors
00000000	0000	00	0100	0100	XXXX (3)	Intel486 SL processor
00000000	0000	00	0100	0101	xxxx (1)	IntelSX2 [™] processors
00000000	0000	00	0100	0111	XXXX (3)	Write-Back Enhanced IntelDX2 processors
00000000	0000	00	0100	1000	XXXX (3)	IntelDX4 [™] processors
00000000	0000	0x	0100	1000	XXXX (3)	IntelDX4 OverDrive processors
00000000	0000	00	0101	0001	XXXX (2)	Pentium® processors (60, 66)
00000000	0000	00	0101	0010	XXXX (2)	Pentium processors (75, 90, 100, 120, 133, 150, 166, 200)
00000000	0000	01 (4)	0101	0001	XXXX (2)	Pentium OverDrive processor for Pentium processor (60, 66)
00000000	0000	01 (4)	0101	0010	xxxx (2)	Pentium OverDrive processor for Pentium processor (75, 90, 100, 120, 133)
00000000	0000	01	0101	0011	XXXX (2)	Pentium OverDrive processors for Intel486 processor-based systems
00000000	0000	00	0101	0100	XXXX (2)	Pentium processor with MMX [™] technology (166, 200)
00000000	0000	01	0101	0100	xxxx (2)	Pentium OverDrive processor with MMX [™] technology for Pentium processor (75, 90, 100, 120, 133)
00000000	0000	00	0110	0001	xxxx (2)	Pentium Pro processor
00000000	0000	00	0110	0011	xxxx (2)	Pentium II processor, model 3
00000000	0000	00	0110	0101(5)	xxxx (2)	Pentium II processor, model 5, Pentium II Xeon processor, model 5, and Intel [®] Celeron [®] processor, model 5
00000000	0000	00	0110	0110	xxxx (2)	Celeron processor, model 6
00000000	0000	00	0110	0111(6)	xxxx (2)	Pentium III processor, model 7, and Pentium III Xeon processor, model 7
00000000	0000	00	0110	1000(7)	XXXX (2)	Pentium III processor, model 8, Pentium III Xeon processor, model 8, and Celeron processor, model 8
00000000	0000	00	0110	1001	xxxx (2)	Intel Pentium M processor, Intel Celeron M processor model 9.
00000000	0000	00	0110	1010	XXXX (2)	Pentium III Xeon processor, model A



Extended Family	Extended Model	Туре	Family Code	Model Number	Stepping ID	Description
00000000	0000	00	0110	1011	XXXX (2)	Pentium III processor, model B
00000000	0000	00	0110	1101	XXXX (2)	Intel Pentium M processor, Intel Celeron M processor, model D. All processors are manufactured using the 90 nm process.
00000000	0000	00	0110	1110	xxxx ⁽²⁾	Intel Core™ Duo processor, Intel Core™ Solo processor, model E. All processors are manufactured using the 65 nm process.
00000000	0000	00	0110	1111	xxxx (2)	Intel Core [™] 2 Duo processor, model F. All processors are manufactured using the 65 nm process.
00000000	0000	01	0110	0011	XXXX (2)	Intel Pentium II OverDrive processor
00000000	0000	00	1111	0000	xxxx ⁽²⁾	Pentium 4 processor, Intel Xeon processor. All processors are model 0 and manufactured using the 0.18 micron process.
0000000	0000	00	1111	0001	xxxx ⁽²⁾	Pentium 4 processor, Intel Xeon processor, Intel Xeon processor MP, and Intel Celeron processor. All processors are model 1 and manufactured using the 0.18 micron process.
0000000	0000	00	1111	0010	XXXX (2)	Pentium 4 processor, Mobile Intel Pentium 4 processor – M, Intel Xeon processor, Intel Xeon processor MP, Intel Celeron processor, and Mobile Intel Celeron processor. All processors are model 2 and manufactured using the 0.13 micron process.
00000000	0000	00	1111	0011	xxxx (2)	Pentium 4 processor, Intel Xeon processor, Intel Celeron D processor. All processors are model 3 and manufactured using the 90 nm process.



Extended Family	Extended Model	Туре	Family Code	Model Number	Stepping ID	Description	
0000000	0000	00	1111	0100	XXXX (2)	Pentium 4 processor, Pentium 4 processor Extreme Edition, Pentium D processor, Intel Xeon processor, Intel Xeon processor MP, Intel Celeron D processor. All processors are model 4 and manufactured using the 90 nm process.	
00000000	0000	00	1111	0110	XXXX (2)	Pentium 4 processor, Pentium D processor, Pentium processor Extreme Edition, Intel Xeon processor, Intel Xeon processor MP, Intel Celeron D processor. All processors are model 6 and manufactured using the 65 nm process.	

NOTES:

- 1. This processor does not implement the CPUID instruction.
- 2. Refer to the Intel486™ documentation, the Pentium® Processor Specification Update (Document Number 242480), the Pentium® Pro Processor Specification Update (Document Number 242689), the Pentium® II Processor Specification Update (Document Number 243337), the Pentium® II Xeon Processor Specification Update (Document Number 243776), the Intel® Celeron® Processor Specification Update (Document Number 243748), the Pentium® III Processor Specification Update (Document Number 244453), the Pentium® III Xeon Processor Specification Update (Document Number 244460), the Pentium® 4 Processor Specification Update (Document Number 249199), the Intel® Xeon® Processor Specification Update (Document Number 249678) or the Intel® Xeon® Processor MP Specification Update (Document Number 290741) for the latest list of stepping numbers.
- 3. Stepping 3 implements the CPUID instruction.
- The definition of the type field for the OverDrive processor is 01h. An erratum on the Pentium OverDrive processor will always return 00h as the type.
- 5. To differentiate between the Pentium II processor, model 5, Pentium II Xeon processor and the Celeron processor, model 5, software should check the cache descriptor values through executing CPUID instruction with EAX = 2. If no L2 cache is returned, the processor is identified as a Celeron processor, model 5. If 1 M or 2 M L2 cache size is reported, the processor is the Pentium II Xeon processor otherwise it is a Pentium II processor, model 5 or a Pentium II Xeon processor with 512-KB L2 cache size.
- 6. To differentiate between the Pentium III processor, model 7 and the Pentium III Xeon processor, model 7, software should check the cache descriptor values through executing CPUID instruction with EAX = 2. If 1M or 2M L2 cache size is reported, the processor is the Pentium III Xeon processor otherwise it is a Pentium III processor or a Pentium III Xeon processor with 512-KB L2 cache size.
- To differentiate between the Pentium III processor, model 8 and the Pentium III Xeon processor, model 8, software should check the Brand ID values through executing CPUID instruction with EAX = 1.
- 8. To differentiate between the processors with the same processor Vendor ID, software should execute the Brand String functions and parse the Brand String.

3.1.2.2 Composing the Family, Model and Stepping (FMS) values

The processor family is an 8-bit value obtained by adding the *Extended Family* field of the processor signature returned by CPUID function 1 with the *Family* field.

Equation 1. Calculated Family Value

```
F = Extended Family + Family
F = CPUID(1).EAX[27:20] + CPUID(1).EAX[11:8]
```



The processor model is an 8-bit value obtained by shifting left 4 the *Extended Model* field of the processor signature returned by CPUID function 1 then adding the *Model* field.

Equation 2. Calculated Model Value

```
M = (Extended Model << 4) + Model
M = (CPUID(1).EAX[19:16] << 4) + CPUID(1).EAX[7:4]</pre>
```

The processor stepping is a 4-bit value obtained by copying the *Stepping* field of the processor signature returned by CPUID function 1.

Equation 3. Calculated Stepping Value

```
S = Stepping
S = CPUID(1).EAX[3:0]
```

Recommendations for Testing Compliance

New and existing software should be inspected to ensure code always uses (1) the full 32-bit value when comparing processor signatures, (2) the full 8-bit value when comparing processor families, the full 8-bit value when comparing processor models, and (3) the 4-bit value when comparing processor steppings.

3.1.2.3 Feature Flags

When the EAX register contains a value of 1, the CPUID instruction (in addition to loading the processor signature in the EAX register) loads the EDX and ECX register with the feature flags. The feature flags (when a Flag = 1) indicate what features the processor supports. Table 3-4 and Table 3-5 list the currently defined feature flag values.

For future processors, refer to the programmer's reference manual, user's manual, or the appropriate documentation for the latest feature flag values.

Use the feature flags in your applications to determine which processor features are supported. By using the CPUID feature flags to determine processor features, your software can detect and avoid incompatibilities introduced by the addition or removal of processor features.

Table 3-4. Feature Flag Values Reported in the EDX Register

Bit	Name	Description when Flag = 1	Comments	
0	FPU	Floating-point unit on-Chip	The processor contains an FPU that supports the Intel387 floating-point instruction set.	
1	VME	Virtual Mode Extension	The processor supports extensions to virtual-8086 mode.	
2	DE	Debugging Extension	The processor supports I/O breakpoints, including the CR4.DE bit for enabling debug extensions and optional trapping of access to the DR4 and DR5 registers.	
3	PSE	Page Size Extension	The processor supports 4-Mbyte pages.	



Bit	Name	Description when Flag = 1	Comments	
4	TSC	Time-Stamp Counter	The RDTSC instruction is supported including the CR4.TSD bit for access/privilege control.	
5	MSR	Model Specific Registers	Model Specific Registers are implemented with the RDMSR, WRMSR instructions	
6	PAE	Physical Address Extension	Physical addresses greater than 32 bits are supported.	
7	MCE	Machine Check Exception	Machine Check Exception, Exception 18, and the CR4.MCE enable bit are supported	
8	CX8	CMPXCHG8 Instruction Supported	The compare and exchange 8 bytes instruction is supported.	
9	APIC	On-chip APIC Hardware Supported	The processor contains a software-accessible Local APIC.	
10		Reserved	Do not count on their value.	
11	SEP	Fast System Call	Indicates whether the processor supports the Fast System Call instructions, SYSENTER and SYSEXIT. NOTE: Refer to Section 0 for further information regarding SYSENTER/ SYSEXIT feature and SEP feature bit.	
12	MTRR	Memory Type Range Registers	The Processor supports the Memory Type Range Registers specifically the MTRR_CAP register.	
13	PGE	Page Global Enable	The global bit in the page directory entries (PDEs) and page table entries (PTEs) is supported, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature.	
14	MCA	Machine Check Architecture	The Machine Check Architecture is supported, specifically the MCG_CAP register.	
15	CMOV	Conditional Move Instruction Supported	The processor supports CMOVcc, and if the FPU feature flag (bit 0) is also set, supports the FCMOVCC and FCOMI instructions.	
16	PAT	Page Attribute Table	Indicates whether the processor supports the Page Attribute Table. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory on 4K granularity through a linear address.	
17	PSE-36	36-bit Page Size Extension	Indicates whether the processor supports 4-Mbyte pages that are capable of addressing physical memory beyond 4GB. This feature indicates that the upper four bits of the physical address of the 4-Mbyte page is encoded by bits 13-16 of the page directory entry.	



Bit	Name	Description when Flag = 1	Comments	
18	PSN	Processor serial number is present and enabled	The processor supports the 96-bit processor serial number feature, and the feature is enabled.	
			Note: The Pentium 4 family of processors do not support this feature.	
19	CLFSH	CLFLUSH Instruction supported	Indicates that the processor supports the CLFLUSH instruction.	
20		Reserved	Do not count on their value.	
21	DS	Debug Store	Indicates that the processor has the ability to write a history of the branch to and from addresses into a memory buffer.	
22	ACPI	Thermal Monitor and Software Controlled Clock Facilities supported	The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control.	
23	MMX	Intel Architecture MMX technology supported	The processor supports the MMX technology instruction set extensions to Intel Architecture.	
24	FXSR	Fast floating point save and restore	Indicates whether the processor supports the FXSAVE and FXRSTOR instructions for fast save and restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it uses the fast save/restore instructions.	
25	SSE	Streaming SIMD Extensions supported	The processor supports the Streaming SIMD Extensions to the Intel Architecture.	
26	SSE2	Streaming SIMD Extensions 2	Indicates the processor supports the Streaming SIMD Extensions – 2 Instructions.	
27	SS	Self-Snoop	The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus.	



Bit	Name	Description when Flag = 1	Comments	
28	нтт	Multi-Threading	The physical processor package is capable of supporting more than one logical processor. This field does not indicate that Hyper-Threading Technology or Core Multi-Processing (CMP) has been enabled for this specific processor. To determine if Hyper-Threading Technology or CMP is supported, compare value returned in EBX[23:16] after executing CPUID with EAX=1. If the resulting value is > 1, then the processor supports Multi-Threading. IF (CPUID(1).EBX[23:16] > 1) { Multi-Threading = TRUE } ELSE { Multi-Threading = FALSE }	
29	ТМ	Thermal Monitor supported	The processor implements the Thermal Monitor automatic thermal control circuit (TCC).	
30	IA64	IA64 Capabilities	The processor is a member of the Intel® Itanium® processor family and currently operating in IA32 emulation mode.	
31	PBE	Pending Break Enable	The processor supports the use of the FERR#/PBE# pin when the processor is in the stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the processor should return to normal operation to handle the interrupt. Bit 10 (PBE enable) in the IA32_MISC_ENABLE MSR enables this capability.	

Table 3-5. Feature Flag Values Reported in the ECX Register

Bit	Name	Description when Flag = 1	Comments	
0	SSE3	Streaming SIMD Extensions 3	The processor supports the Streaming SIMD Extensions 3 instructions.	
2:1		Reserved	Do not count on their value.	
3	MONITOR	MONITOR/MWAIT	The processor supports the MONITOR and MWAIT instructions.	
4	DS-CPL	CPL Qualified Debug Store	The processor supports the extensions to the Debug Store feature to allow for branch message storage qualified by CPL.	
5	VMX	Virtual Machine Extensions	The processor supports Intel® Virtualization Technology	
6		Reserved	Do not count on their value.	
7	EST	Enhanced Intel SpeedStep® Technology	The processor implements the second-generation Intel SpeedStep Technology feature.	



Bit	Name	Description when Flag = 1	Comments	
8	TM2	Thermal Monitor 2	The processor implements the Thermal Monitor 2 thermal control circuit (TCC).	
9	SSSE3	Supplemental Streaming SIMD Extensions 3	The processor supports the Supplemental Streaming SIMD Extensions 3 instructions.	
10	CID	Context ID	The L1 data cache mode can be set to either adaptive mode or shared mode by the BIOS.	
12:11		Reserved	Do not count on their value.	
13	CX16	CMPXCHG16B	This processor supports the CMPXCHG16B instruction.	
14	xTPR	Send Task Priority Messages	The processor supports the ability to disable sending Task Priority messages. When this feature flag is set, Task Priority messages may be disabled. Bit 23 (Echo TPR disable) in the IA32_MISC_ENABLE MSR controls the sending of Task Priority messages.	
17:15		Reserved		
18	DCA	Direct Cache Access	The processor supports the ability to prefetch data from a memory mapped device.	
31:19		Reserved	Do not count on their value.	

3.1.2.4 SYSENTER/SYSEXIT – SEP Features Bit

The SYSENTER Present (SEP) Feature bit (return in EDX bit 11 after executing of CPUID function 1) indicates the presence of this facility. An operating system that detects the presence of the SEP Feature bit must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present:

```
IF (CPUID SEP Feature bit is set, i.e. CPUID (1).EDX[11] == 1)
{
    IF ((Processor Signature & 0x0FFF3FFF) < 0x00000633)
        Fast System Call is NOT supported
    ELSE
        Fast System Call is supported
}</pre>
```

The Pentium Pro processor (Model = 1) returns a set SEP CPUID feature bit, but should not be used by software.

3.1.3 Cache Descriptors (Function 2)

When the EAX register contains a value of 2, the CPUID instruction loads the EAX, EBX, ECX and EDX registers with descriptors that indicate the processors cache and TLB characteristics. The lower 8 bits of the EAX register (AL) contain a value that identifies the number of times the CPUID has to be executed to obtain a complete image of the processor's caching systems. For example, the Pentium 4 processor returns a value of 1 in the lower 8 bits of the EAX register to



indicate that the CPUID instruction need only be executed once (with EAX = 2) to obtain a complete image of the processor configuration.

The remainder of the EAX register, the EBX, ECX and EDX registers contain the cache and TLB descriptors. Table 3-6 shows that when bit 31 in a given register is zero, that register contains valid 8-bit descriptors. To decode descriptors, move sequentially from the most significant byte of the register down through the least significant byte of the register. Assuming bit 31 is 0, then that register contains valid cache or TLB descriptors in bits 24 through 31, bits 16 through 23, bits 8 through 15 and bits 0 through 7. Software must compare the value contained in each of the descriptor bit fields with the values found in Table 3-7 to determine the cache and TLB features of a processor

Table 3-7 lists the current cache and TLB descriptor values and their respective characteristics. This list will be extended in the future as necessary. Between models and steppings of processors the cache and TLB information may change bit field locations, therefore it is important that software not assume fixed locations when parsing the cache and TLB descriptors.

Table 3-6. Descriptor Formats

Register bit 31 Descriptor Type		Description	
1	Reserved	Reserved for future use.	
0	8-bit descriptors	Descriptors point to a parameter table to identify cache characteristics. The descriptor is null if it has a 0 value.	

Table 3-7. Descriptor Decode Values

Value	Cache or TLB Description
00h	Null
01h	Instruction TLB: 4 KB Pages, 4-way set associative, 32 entries
02h	Instruction TLB: 4 MB Pages, fully associative, 2 entries
03h	Data TLB: 4 KB Pages, 4-way set associative, 64 entries
04h	Data TLB: 4 MB Pages, 4-way set associative, 8 entries
05h	Data TLB: 4 MB Pages, 4-way set associative, 32 entries
06h	1 st -level instruction cache: 8 KB, 4-way set associative, 32-byte line size
08h	1 st -level instruction cache: 16 KB, 4-way set associative, 32-byte line size
0Ah	1 st -level data cache: 8 KB, 2-way set associative, 32-byte line size
0Ch	1 st -level data cache: 16 KB, 4-way set associative, 32-byte line size
22h	3 rd -level cache: 512 KB, 4-way set associative, sectored cache, 64-byte line size
23h	3 rd -level cache: 1 MB, 8-way set associative, sectored cache, 64-byte line size
25h	3 rd -level cache: 2 MB, 8-way set associative, sectored cache, 64-byte line size
29h	3 rd -level cache: 4 MB, 8-way set associative, sectored cache, 64-byte line size
2Ch	1 st -level data cache: 32 KB, 8-way set associative, 64-byte line size
30h	1 st -level instruction cache: 32 KB, 8-way set associative, 64-byte line size



Value	Cache or TLB Description
39h	2 nd -level cache: 128 KB, 4-way set associative, sectored cache, 64-byte line size
3Ah	2 nd -level cache: 192 KB, 6-way set associative, sectored cache, 64-byte line size
3Bh	2 nd -level cache: 128 KB, 2-way set associative, sectored cache, 64-byte line size
3Ch	2 nd -level cache: 256 KB, 4-way set associative, sectored cache, 64-byte line size
3Dh	2 nd -level cache: 384 KB, 6-way set associative, sectored cache, 64-byte line size
3Eh	2 nd -level cache: 512 KB, 4-way set associative, sectored cache, 64-byte line size
40h	No 2 nd -level cache or, if processor contains a valid 2 nd -level cache, no 3 rd -level cache
41h	2 nd -level cache: 128 KB, 4-way set associative, 32-byte line size
42h	2 nd -level cache: 256 KB, 4-way set associative, 32-byte line size
43h	2 nd -level cache: 512 KB, 4-way set associative, 32-byte line size
44h	2 nd -level cache: 1 MB, 4-way set associative, 32-byte line size
45h	2 nd -level cache: 2 MB, 4-way set associative, 32-byte line size
46h	3 rd -level cache: 4 MB, 4-way set associative, 64-byte line size
47h	3 rd -level cache: 8 MB, 8-way set associative, 64-byte line size
49h	3 rd -level cache: 4 MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family F, Model 6)
	2 nd -level cache: 4 MB, 16-way set associative, 64-byte line size
4Ah	3 rd -level cache: 6 MB, 12-way set associative, 64-byte line size
4Bh	3 rd -level cache: 8 MB, 16-way set associative, 64-byte line size
4Ch	3 rd -level cache: 12 MB, 12-way set associative, 64-byte line size
4Dh	3 rd -level cache: 16 MB, 16-way set associative, 64-byte line size
50h	Instruction TLB: 4 KB, 2 MB or 4 MB pages, fully associative, 64 entries
51h	Instruction TLB: 4 KB, 2 MB or 4 MB pages, fully associative, 128 entries
52h	Instruction TLB: 4 KB, 2 MB or 4 MB pages, fully associative, 256 entries
56h	L0 Data TLB: 4 MB pages, 4-way set associative, 16 entries
57h	L0 Data TLB: 4 MB pages, 4-way set associative, 16 entries
5Bh	Data TLB: 4 KB or 4 MB pages, fully associative, 64 entries
5Ch	Data TLB: 4 KB or 4 MB pages, fully associative, 128 entries
5Dh	Data TLB: 4 KB or 4 MB pages, fully associative, 256 entries
60h	1st-level data cache: 16 KB, 8-way set associative, sectored cache, 64-byte line size
66h	1st-level data cache: 8 KB, 4-way set associative, sectored cache, 64-byte line size
67h	1st-level data cache: 16 KB, 4-way set associative, sectored cache, 64-byte line size
68h	1st-level data cache: 32 KB, 4 way set associative, sectored cache, 64-byte line size
70h	Trace cache: 12 K-uops, 8-way set associative
71h	Trace cache: 16 K-uops, 8-way set associative



Value	Cache or TLB Description
72h	Trace cache: 32 K-uops, 8-way set associative
73h	Trace cache: 64 K-uops, 8-way set associative
78h	2 nd -level cache: 1 MB, 4-way set associative, 64-byte line size
79h	2 nd -level cache: 128 KB, 8-way set associative, sectored cache, 64-byte line size
7Ah	2 nd -level cache: 256 KB, 8-way set associative, sectored cache, 64-byte line size
7Bh	2 nd -level cache: 512 KB, 8-way set associative, sectored cache, 64-byte line size
7Ch	2 nd -level cache: 1 MB, 8-way set associative, sectored cache, 64-byte line size
7Dh	2 nd -level cache: 2 MB, 8-way set associative, 64-byte line size
7Fh	2 nd -level cache: 512 KB, 2-way set associative, 64-byte line size
82h	2 nd -level cache: 256 KB, 8-way set associative, 32-byte line size
83h	2 nd -level cache: 512 KB, 8-way set associative, 32-byte line size
84h	2 nd -level cache: 1 MB, 8-way set associative, 32-byte line size
85h	2 nd -level cache: 2 MB, 8-way set associative, 32-byte line size
86h	2 nd -level cache: 512 KB, 4-way set associative, 64-byte line size
87h	2 nd -level cache: 1 MB, 8-way set associative, 64-byte line size
B0h	Instruction TLB: 4 KB Pages, 4-way set associative, 128 entries
B1h	Instruction TLB: 4 MB Pages, 4-way set associative, 4 entries
	Instruction TLB: 2 MB Pages, 4-way set associative, 8 entries
B3h	Data TLB: 4 KB Pages, 4-way set associative, 128 entries
B4h	Data TLB: 4 KB Pages, 4-way set associative, 256 entries
F0h	64-byte Prefetching
F1h	128-byte Prefetching

3.1.3.1 Pentium[®] 4 Processor, Model 0 Output Example

The Pentium 4 processor, model 0 returns the values shown in Table 3-8. Since the value of AL=1, it is valid to interpret the remainder of the registers. Table 3-8 also shows the MSB (bit 31) of all the registers are 0 which indicates that each register contains valid 8-bit descriptor. The register values in Table 3-8 show that this Pentium 4 processor has the following cache and TLB characteristics:

- (66h) A 1st-level data cache that is 8 KB, 4-way set associative, dual-sectored line, with 64-byte sector size.
- (5Bh) A data TLB that maps 4 KB or 4 MB pages, is fully associative, and has 64 entries.
- (50h) An instruction TLB that maps 4 KB, 2 MB or 4 MB pages, is fully associative, and has 64 entries.
- (7Ah) A 2nd-level cache that is 256 KB, 8-way set associative, dual-sectored line, with 64-byte sector size.
- (70h) A trace cache that can store up to 12K-uops, and is 8-way set associative.
- (40h) No 3rd-level cache



Table 3-8. Pentium[®] 4 Processor, Model 0 with 256 KB L2 Cache CPUID (EAX=2) Example Return Values

	31	23	15	7 0
EAX	66h	5Bh	50h	01h
EBX	00h	00h	00h	00h
ECX	00h	00h	00h	00h
EDX	00h	7Ah	70h	40h

3.1.4 Processor Serial Number (Function 3)

Processor serial number (PSN) is available in Pentium III processor only. The value in this register is reserved in the Pentium 4 processor or later .On all models, use the PSN flag (returned using CPUID) to check for PSN support before accessing the feature. Refer to Section 4 for more details.

3.1.5 Deterministic Cache Parameters (Function 4)

When EAX is initialized to a value of 4, the CPUID instruction returns deterministic cache information in the EAX, EBX, ECX and EDX registers. This function requires ECX be initialized with an index which indicates which cache to return information about. The OS is expected to call this function (CPUID.4) with ECX = 0, 1, 2, until EAX[4:0] == 0, indicating no more caches. The order in which the caches are returned is not specified and may change at Intel's discretion.

Note: The BIOS will use this function to determine the number of cores implemented in a specific physical processor package. To do this the BIOS must initially set the EAX register to 4 and the ECX register to 0 prior to executing the CPUID instruction. After executing the CPUID instruction, (EAX[31:26] + 1) contains the number of cores.

Table 3-9. Deterministic Cache Parameters

Register Bits	Description
EAX[31:26]	Number of processor cores on this die.
	Encoded with a "plus 1" encoding. Add one to the value in the register field to get the number.
EAX[25:14]	Total Number of threads sharing this cache.
	Encoded with a "plus 1" encoding. Add one to the value in the register field to get the number.
EAX[13:10]	Reserved.
EAX[09]	Fully Associative Cache
EAX[08]	Self Initializing cache level
EAX[07:05]	Cache Level (Starts at 1)



Register Bits	Description
EAX[4:0]	Cache Type 0 = Null, no more caches 1 = Data Cache 2 = Instruction Cache 3 = Unified Cache 4-31 = Reserved
EBX[31:22]	Ways of Associativity
	Encoded with a "plus 1" encoding. Add one to the value in the register field to get the number.
EBX[21:12]	Physical Line partitions
	Encoded with a "plus 1" encoding. Add one to the value in the register field to get the number.
EBX[11:0]	System Coherency Line Size
ECX[31:0]	Number of Sets
	Encoded with a "plus 1" encoding. Add one to the value in the register field to get the number.
EDX[31:10]	Reserved
EDX[9:0]	Prefetch stride (64B if this field is 0)

Equation 4. Calculating the Cache Size

```
This Cache Size in Bytes = (Ways + 1) * (Partitions + 1) * (Line\_Size + 1) * (Sets + 1)
= (EBX[31:22] + 1) * (EBX[21:12] + 1) * (EBX[11:0] + 1) * (ECX + 1)
```

3.1.5.1 Cache Sharing Among Cores and Threads

The multi-core and threads fields give information about cache sharing. By comparing the following three numbers:

- 4. Number of logical processors per physical processor package (CPUID.1.EBX[23:16])
- 5. Number of cores per physical package (CPUID.4.EAX[31:26] + 1)
- 6. Total number of threads serviced by this cache (CPUID.4.EAX[25:14] + 1)

Software can determine whether this cache is shared between cores, or specific to one core, or even specific to one thread or a subset of threads. This feature is very important with regard to logical processors since it is a means of differentiating a Hyper-Threading technology processor from a multi-core processor or a multi-core processor with Hyper-Threading Technology. Note that the sharing information was not available using the cache descriptors returned by CPUID function 2.

3.1.6 MONITOR / MWAIT Parameters (Function 5)

When EAX is initialized to a value of 5, the CPUID instruction returns MONITOR / MWAIT parameters in the EAX, EBX, ECX and EDX registers if the MONITOR and MWAIT instructions are supported by the processor.



Table 3-10. MONITOR / MWAIT Parameters

Register Bits	Description
EAX[31:16]	Reserved.
EAX[15:0]	Smallest monitor line size in bytes.
EBX[31:16]	Reserved.
EBX[15:0]	Largest monitor line size in bytes.
ECX[31:2]	Reserved.
ECX[1]	Support for treating interrupts as break-events for MWAIT.
ECX[0]	MONITOR / MWAIT Extensions supported
EDX[31:20]	Reserved
EDX[19:16]	Number of C4 sub-states supported using MONITOR / MWAIT ¹
EDX[15:12]	Number of C3 sub-states supported using MONITOR / MWAIT
EDX[11:8]	Number of C2 sub-states supported using MONITOR / MWAIT
EDX[7:4]	Number of C1 sub-states supported using MONITOR / MWAIT
EDX[3:0]	Number of C0 sub-states supported using MONITOR / MWAIT

3.1.7 Digital Thermal Sensor and Power Management Parameters (Function 6)

When EAX is initialized to a value of 6, the CPUID instruction returns Digital Thermal Sensor and Power Management parameters in the EAX, EBX, ECX and EDX registers.

Table 3-11. Digital Thermal Sensor and Power Management Parameters

Register Bits	Description
EAX[31:1]	Reserved.
EAX[0]	Digital Thermal Sensor Capability
EBX[31:4]	Reserved.
EBX[3:0]	Number of Interrupt Thresholds.
ECX[31:1]	Reserved.
ECX[0]	Hardware Coordination Feedback Capability (Presence of ACNT, MCNT MSRs)
EDX[31:0]	Reserved.



3.1.8 Reserved (Function 7)

3.1.9 Reserved (Function 8)

3.1.10 Direct Cache Access (DCA) Parameters (Function 9)

When EAX is initialized to a value of 9, the CPUID instruction returns DCA information in the EAX, EBX, ECX and EDX registers.

Table 3-12. DCA parameters

Register Bits	Description
EAX[31:0]	Value of PLATFORM_DCA_CAP MSR Bits [31:0] (Offset 1F8h)
EBX[31:0]	Reserved
ECX[31:0]	Reserved
EDX[31:0]	Reserved

3.2 Extended CPUID Functions

3.2.1 Largest Extended Function # (Function 80000000h)

When EAX is initialized to a value of 8000_0000h, the CPUID instruction returns the largest extended function number supported by the processor in register EAX.

Table 3-13. Largest Extended Function

	31	23	15	7 0
EAX[31:0]	Largest 6	extended function	on number supp	orted
EBX[31:0]	Reserve	d		
EDX[31:0]	Reserve	d		
ECX[31:0]	Reserve	d		

3.2.2 Extended Feature Bits (Function 80000001h)

When the EAX register contains a value of 80000001h, the CPUID instruction loads the EDX register with the extended feature flags. The feature flags (when a Flag = 1) indicate what extended features the processor supports. 4 lists the currently defined extended feature flag values.

For future processors, refer to the programmer's reference manual, user's manual, or the appropriate documentation for the latest extended feature flag values.



Note: Use the extended feature flags in your applications to determine which processor features are supported. By using the CPUID feature flags to determine processor features, your software can detect and avoid incompatibilities introduced by the addition or removal of processor features.

Table 3-14. Extended Feature Flag Values Reported in the EDX Register

Bit	Name	Description when Flag = 1	Comments
10:0		Reserved	Do not count on their value.
11	SYSCALL	SYSCALL/SYSRET	The processor supports the SYSCALL and SYSRET instructions.
19:12		Reserved	Do not count on their value.
20	XD Bit	Execution Disable Bit	The processor supports the XD Bit when PAE mode paging is enabled.
28:21		Reserved	Do not count on their value.
29	Intel® 64	Inte® 64 Instruction Set Architecture	The processor supports 64-bit extensions to the IA-32 Architecture. For additional information refer to the "64-bit Extensions Technology Software Developers Guide" (document numbers 300834 and 300835) available at: http://developer.intel.com/technology/64bitextensions/
31:30		Reserved	Do not count on their value.

Table 3-15. Extended Feature Flag Values Reported in the ECX Register

Bit	Name	Description when Flag = 1	Comments
0	LAHF	LAHF / SAHF	A value of 1 indicates the LAHF and SAHF instructions are available when the IA-32e mode is enabled and the processor is operating in the 64-bit sub-mode.
31:1		Reserved	Do not count on their value.

3.2.3 Processor Name / Brand String (Function 80000002h, 80000003h, 80000004h)

Functions 8000_0002h, 8000_0003h, and 8000_0004h each return up to 16 ASCII bytes of the processor name in the EAX, EBX, ECX, and EDX registers. The processor name is constructed by concatenating each 16-byte ASCII string returned by the three functions. The processor name is right justified with leading space characters. It is returned in little-endian format and NULL terminated. The processor name can be a maximum of 48 bytes including the NULL terminator character. In addition to the processor name, these functions return the maximum supported speed of the processor in ASCII.



3.2.3.1 Building the Processor Name

Software must reserve enough space in a byte array to concatenate the three 16 byte ASCII strings that comprise the processor name. Software must execute each function in sequence. After sequentially executing each CPUID Brand String function, Software must concatenate EAX, EBX, ECX, and EDX to create the resulting processor Brand String.

Example 1. Building the Processor Brand String

_			
Processor_Name	e db 4	8 dup(0)	
MOV CPUID	EAX, 80000000h		
CMP	EAX, 80000004h	; Check if extended ; functions are	
JB	Not_Supported	; supported	
MOV MOV CPUID	EAX, 80000002h DI, OFFSET Processor	_Name ; Get the first 16 ; bytes of the ; processor name	
CALL MOV CPUID	Save_String EAX, 80000003h	; Get the second ; 16 bytes of the ; processor name	
CALL MOV CPUID	Save_String EAX, 80000004h	; Get the last 16 ; bytes of the ; processor name	
CALL Not_Supported: RET	Save_String		
Save_String: MOV MOV MOV MOV ADD RET	Dword Ptr [DI], EAX Dword Ptr [DI+4], EBX Dword Ptr [DI+8], ECX Dword Ptr [DI+12], ED DI, 16	K	



3.2.3.2 Displaying the Processor Name

The processor name is a right justified string padded with leading space characters. When displaying the processor name string, the display software must skip the leading space characters and discontinue printing characters when the NULL character is encountered.

Example 2. Displaying the Processor Brand String

```
CLD
      MOV
                   SI, OFFSET Processor_Name
                                           ; Point SI to the
                                           ; name string
Spaces:
      LODSB
      CMP
                   AL, ''
                                       ; Skip leading space chars
      JΕ
                   Spaces
      CMP
                   AL, 0
                                           ; Exit if NULL byte
                                           ; encountered
      JΕ
                   Done
Display_Char:
      CALL Display_Character
                                       ; Put a char on the
                                           ; output device
      LODSB
      CMP
                   AL, 0
                                           ; Exit if NULL byte
                                           ; encountered
      JNE
               Display_Char
Done:
```

3.2.4 Reserved (Function 80000005h)

3.2.5 Extended L2 Cache Features (Function 80000006h)

Functions 8000_0006h returns details of the L2 cache in the ECX register. The details returned are the line size, associativity, and the cache size described in 1024-byte units (see Table 3-16).

Table 3-16. L2 Cache Details

Register Bits	Description	
EAX[31:0]	Reserved	
EBX[31:0]	Reserved	
ECX[31:16]	L2 Cache size described in 1024-byte units.	



Register Bits	Description	
ECX[15:12]	L2 Cache Associativity	
	Encodings 00h Disabled 01h Direct mapped 02h 2-Way 04h 4-Way 06h 8-Way 08h 16-Way 0Fh Fully associative	
ECX[11:8]	Reserved	
ECX[7:0]	L2 Cache Line Size in bytes.	
EDX[31:0]	Reserved	

3.2.6 Reserved (Function 80000007h)

3.2.7 Virtual and Physical address Sizes (Function 80000008h)

On the Intel® CoreTM Solo, Intel® CoreTM Duo, Intel® CoreTM Duo processor family, when EAX is initialized to a value of 8000_0008h, the CPUID instruction will return the supported virtual and physical address sizes in EAX. Values in other general registers are reserved. This information is useful for BIOS to determine processor support for Intel® 64 Instruction Set Architecture (Intel® 64).

Table 3-17. Virtual and Physical Address Size Definitions

Register Bits	Description	
EAX[31:16]	Reserved	
EAX[15:8]	Virtual Address Size: Number of address bits supported by the processor for a virtual address.	
EAX[7:0]	Physical Address Size: Number of address bits supported by the processor for a physical address.	
EBX[31:0]	Reserved	
ECX[31:0]	Reserved	
EDX[31:0]	Reserved	

§



4 Processor Serial Number

The processor serial number extends the concept of processor identification. Processor serial number is a 96-bit number accessible through the CPUID instruction. Processor serial number can be used by applications to identify a processor, and by extension, its system.

The processor serial number creates a software accessible identity for an individual processor. The processor serial number, combined with other qualifiers, could be applied to user identification. Applications include membership authentication, data backup/restore protection, removable storage data protection, managed access to files, or to confirm document exchange between appropriate users.

Processor serial number is another tool for use in asset management, product tracking, remote systems load and configuration, or to aid in boot-up configuration. In the case of system service, processor serial number could be used to differentiate users during help desk access, or track error reporting. Processor serial number provides an identifier for the processor, but should not be assumed to be unique in itself. There are potential modes in which erroneous processor serial numbers may be reported. For example, in the event a processor is operated outside its recommended operating specifications, (e.g., voltage, frequency, etc.) the processor serial number may not be correctly read from the processor. Improper BIOS or software operations could yield an inaccurate processor serial number. These events could lead to possible erroneous or duplicate processor serial numbers being reported. System manufacturers can strengthen the robustness of the feature by including redundancy features, or other fault tolerant methods.

Processor serial number used as a qualifier for another independent number could be used to create an electrically accessible number that is likely to be distinct. Processor serial number is one building block useful for the purpose of enabling the trusted, connected PC.

4.1 Presence of Processor Serial Number

To determine if the processor serial number feature is supported, the program should set the EAX register parameter value to "1" and then execute the CPUID instruction as follows:

MOV EAX, 01H CPUID

After execution of the CPUID instruction, the ECX and EDX register contains the Feature Flags. If the PSN Feature Flags, (EDX register, bit 18) equals "1", the processor serial number feature is supported, and enabled. If the PSN Feature Flags equals "0", the processor serial number feature is either not supported, or disabled in a Pentium III processor.



4.2 Forming the 96-bit Processor Serial Number

The 96-bit processor serial number is the concatenation of three 32-bit entities.

To access the most significant 32-bits of the processor serial number the program should set the EAX register parameter value to "1" and then execute the CPUID instruction as follows:

MOV EAX, 01H CPUID

After execution of the CPUID instruction, the EAX register contains the Processor Signature. The Processor Signature comprises the most significant 32-bits of the processor serial number. The value in EAX should be saved prior to gathering the remaining 64-bits of the processor serial number.

To access the remaining 64-bits of the processor serial number the program should set the EAX register parameter value to "3" and then execute the CPUID instruction as follows:

MOV EAX, 03H CPUID

After execution of the CPUID instruction, the EDX register contains the middle 32-bits, and the ECX register contains the least significant 32-bits of the processor serial number. Software may then concatenate the saved Processor Signature, EDX, and ECX before returning the complete 96-bit processor serial number.

§



5 Brand ID and Brand String

5.1 Brand ID

Beginning with the Pentium III processors, model 8, the Pentium III Xeon processors, model 8, and Celeron processor, model 8, the concept of processor identification is further extended with the addition of Brand ID. Brand ID is an 8-bit number accessible through the CPUID instruction. Brand ID may be used by applications to assist in identifying the processor.

Processors that implement the Brand ID feature return the Brand ID in bits 7 through 0 of the EBX register when the CPUID instruction is executed with EAX=1 (see Table 5-1). Processors that do not support the feature return a value of 0 in EBX bits 7 through 0.

To differentiate previous models of the Pentium II processor, Pentium II Xeon processor, Celeron processor, Pentium III processor and Pentium III Xeon processor, application software relied on the L2 cache descriptors. In a few cases, the results were ambiguous; for example, software could not accurately differentiate a Pentium II processor from a Pentium II Xeon processor with a 512-KB L2 cache. Brand ID eliminates this ambiguity by providing a software accessible value unique to each processor brand. Table 5-1 shows the values defined for each processor.

5.2 Brand String

The Brand string is a new extension to the CPUID instruction implemented in some Intel IA-32 processors, including the Pentium 4 processor. Using the brand string feature, future IA-32 architecture based processors will return their ASCII brand identification string and maximum operating frequency via an extended CPUID instruction. Note that the frequency returned is the maximum operating frequency that the processor has been qualified for and not the current operating frequency of the processor.

When CPUID is executed with EAX set to the values listed in , the processor will return an ASCII brand string in the general-purpose registers as detailed in .

The brand/frequency string is defined to be 48 characters long, 47 bytes will contain characters and the 48^{th} byte is defined to be NULL (0). A processor may return less than the 47 ASCII characters as long as the string is null terminated and the processor returns valid data when CPUID is executed with EAX = 80000002h, 80000003h and 80000004h.

The cpuid3a.asm program shows how software forms the brand string (see Example 1). To determine if the brand string is supported on a processor, software must follow the step below:

- 1. Execute the CPUID instruction with EAX=80000000h
- 2. If ((returned value in EAX) > 80000000h) then the processor supports the extended CPUID functions and EAX contains the largest extended function supported.
- 3. The processor brand string feature is supported if EAX \geq 80000004h



Table 5-1. Brand ID, CPUID (EAX=1) Return Values in EBX (bits 7 through 0)

Value	Description	
00h	Unsupported	
01h	Intel® Celeron® processor	
02h	Intel® Pentium® III processor	
03h	Intel® Pentium® III Xeon® processor If processor signature = 000006B1h, then "Intel® Celeron® processor"	
04h	Intel® Pentium® III processor	
06h	Mobile Intel® Pentium® III Processor-M	
07h	Mobile Intel® Celeron® processor	
08h	Intel® Pentium® 4 processor If processor signature is >=00000F13h, then "Intel® Genuine processor"	
09h	Intel® Pentium® 4 processor	
0Ah	Intel® Celeron® Processor	
0Bh	Intel® Xeon® processor If processor signature is <00000F13h, then "Intel® Xeon® processor MP"	
0Ch	Intel® Xeon® processor MP	
0Eh	Mobile Intel® Pentium® 4 processor–M If processor signature is <00000F13h, then "Intel® Xeon® processor"	
0Fh	Mobile Intel® Celeron® processor	
11h	Mobile Genuine Intel® processor	
12h	Intel® Celeron® M processor	
13h	Mobile Intel® Celeron® processor	
14h	Intel® Celeron® Processor	
15h	Mobile Genuine Intel® processor	
16h	Intel® Pentium® M processor	
17h	Mobile Intel® Celeron® processor	
All other values	Reserved	

Table 5-2. Processor Brand String Feature

EAX Input Value	Function	Return Value
80000000h	Largest Extended Function Supported	EAX=Largest supported extended function number, EBX = ECX = EDX = Reserved
80000001h	Extended Processor Signature and Extended Feature Bits	EDX and ECX contain Extended Feature Flags EAX = EBX = Reserved
80000002h	Processor Brand String	EAX, EBX, ECX, EDX contain ASCII brand string
80000003h	Processor Brand String	EAX, EBX, ECX, EDX contain ASCII brand string
80000004h	Processor Brand String	EAX, EBX, ECX, EDX contain ASCII brand string



6 Usage Guidelines

This document presents Intel-recommended feature-detection methods. Software should not try to identify features by exploiting programming tricks, undocumented features, or otherwise deviating from the guidelines presented in this application note.

The following guidelines are intended to help programmers maintain the widest range of compatibility for their software.

- Do not depend on the absence of an invalid opcode trap on the CPUID opcode to detect the CPUID instruction. Do not depend on the absence of an invalid opcode trap on the PUSHFD opcode to detect a 32-bit processor. Test the ID flag, as described in Section 2 and shown in Section 7.
- Do not assume that a given family or model has any specific feature. For example, do not assume the family value 5 (Pentium processor) means there is a floating-point unit on-chip. Use the feature flags for this determination.
- Do not assume processors with higher family or model numbers have all the features of a processor with a lower family or model number. For example, a processor with a family value of 6 (P6 family processor) may not necessarily have all the features of a processor with a family value of 5.
- Do not assume that the features in the OverDrive processors are the same as those in the OEM version of the processor. Internal caches and instruction execution might vary.
- Do not use undocumented features of a processor to identify steppings or features. For example, the Intel386 processor A-step had bit instructions that were withdrawn with the B-step. Some software attempted to execute these instructions and depended on the invalid-opcode exception as a signal that it was not running on the A-step part. The software failed to work correctly when the Intel486 processor used the same opcodes for different instructions. The software should have used the stepping information in the processor signature.
- Test feature flags individually and do not make assumptions about undefined bits. For example, it would be a mistake to test the FPU bit by comparing the feature register to a binary 1 with a compare instruction.
- Do not assume the clock of a given family or model runs at a specific frequency, and do not
 write processor speed-dependent code, such as timing loops. For instance, an OverDrive
 Processor could operate at a higher internal frequency and still report the same family and/or
 model. Instead, use a combination of the system's timers to measure elapsed time and the
 TSC (Time-Stamp Counter) to measure processor core clocks to allow direct calibration of
 the processor core. See Section 11 and Example 6 for details.
- Processor model-specific registers may differ among processors, including in various models
 of the Pentium processor. Do not use these registers unless identified for the installed
 processor. This is particularly important for systems upgradeable with an OverDrive
 processor. Only use Model Specific registers that are defined in the BIOS writers guide for
 that processor.
- Do not rely on the result of the CPUID algorithm when executed in virtual 8086 mode.
- Do not assume any ordering of model and/or stepping numbers. They are assigned arbitrarily.



- Do not assume processor serial number is a unique number without further qualifiers.
- Display processor serial number as 6 groups of 4 hex nibbles (Ex. XXXX-XXXX-XXXX-XXXX-XXXX where X represents a hex digit).
- Display alpha hex characters as capital letters.
- A zero in the lower 64 bits of the processor serial number indicate the processor serial number is invalid, not supported, or disabled on this processor.

Ş



7 Proper Identification Sequence

To identify the processor using the CPUID instructions, software should follow the following steps.

- Determine if the CPUID instruction is supported by modifying the ID flag in the EFLAGS
 register. If the ID flag cannot be modified, the processor cannot be identified using the
 CPUID instruction.
- Execute the CPUID instruction with EAX equal to 80000000h. CPUID function 80000000h is used to determine if Brand String is supported. If the CPUID function 80000000h returns a value in EAX greater than or equal to 80000004h the Brand String feature is supported and software should use CPUID functions 80000002h through 80000004h to identify the processor.
- 3. If the Brand String feature is not supported, execute CPUID with EAX equal to 1. CPUID function 1 returns the processor signature in the EAX register, and the Brand ID in the EBX register bits 0 through 7. If the EBX register bits 0 through 7 contain a non-zero value, the Brand ID is supported. Software should scan the list of Brand IDs (see Table 5-1) to identify the processor.
- 4. If the Brand ID feature is not supported, software should use the processor signature (see) in conjunction with the cache descriptors (see) to identify the processor.


The cpuid3a.asm program example demonstrates the correct use of the CPUID instruction (see Example 1). It also shows how to identify earlier processor generations that do not implement the Brand String, Brand ID, processor signature or CPUID instruction (see Figure 7-1). This program example contains the following two procedures:

- get_cpu_type identifies the processor type. Figure 7-1 illustrates the flow of this procedure.
- get_fpu_type determines the type of floating-point unit (FPU) or math coprocessor (MCP).

This procedure has been tested with 8086, 80286, Intel386, Intel486, Pentium processor, Pentium processor with MMX technology, OverDrive processor with MMX technology, Pentium Pro processors, Pentium II processors, Pentium II Xeon processors, Pentium II Overdrive processors, Celeron processors, Pentium III processors, Pentium III Xeon processors and Pentium 4 processors. This program example is written in assembly language and is suitable for inclusion in a run-time library, or as system calls in operating systems.



....



§



8 Usage Program Examples

The cpuid3b.asm or cpuid3.c program examples demonstrate applications that call get_cpu_type and get_fpu_type procedures and interpret the returned information. This code is shown in Example 4 and Example 5. The results, which are displayed on the monitor, identify the installed processor and features. The cpuid3b.asm example is written in assembly language and demonstrates an application that displays the returned information in the DOS environment. The cpuid3.c example is written in the C language (see Example 4 and Example 5). Figure 8-1 presents an overview of the relationship between the three program examples.

Call cpu_type
Call fpu_type
Call fpu_type
Processor features check

Print

End

Figure 8-1. Flow of Processor Identification Extraction Procedure

§





9 Alternate Method of Detecting Features

Some feature flags indicate support of instruction set extensions (i.e. MMX, SSE and SSE2). The preferred mechanism for determining support of instruction extensions is through the use of the CPUID instruction, and testing the feature flags. However, an alternate method for determining processor support of instruction extensions is to install an exception handler and execute one of the instructions. If the instruction executes without generating an exception, then the processor supports that set of instruction extensions. If an exception is raised, and the exception handler is executed, then those instruction extensions are not supported by the processor. Before installing the exception handler, the software should execute the CPUID instruction with EAX = 0. If the CPUID instruction returns the Intel vendor-ID string "GenuineIntel", then software knows that it can test for the Intel instruction extensions. As long as the CPUID instruction returns the Intel vendor-ID, this method can be used to support future Intel processors. This method does not require software to check the family and model.

The features.cpp program is written using the C++ language (see Example 6) and demonstrates the use of exceptions to determine support of SSE3, SSE2, SSE, and MMX instruction extensions. Features.cpp performs the following steps:

- 1. Check that the vendor-ID == "GenuineIntel"
- 2. Install exception handler for SSE3 test
- 3. Attempt to execute a SSE3 instruction (haddpd xmm1, xmm2)
- 4. Install exception handler for SSE2 test
- 5. Attempt to execute a SSE2 instruction (paddq xmm1, xmm2)
- 6. Install exception handler for SSE test
- 7. Attempt to execute a SSE instruction (orps xmm1, xmm2)
- 8. Install exception handler for MMX test
- 9. Attempt to execute a MMX instruction (emms)
- 10. Print supported instruction set extensions.

§





10 Denormals Are Zero

With the introduction of the SSE2 extensions, some Intel Architecture processors have the ability to convert SSE and SSE2 source operand denormal numbers to zero. This feature is referred to as Denormals-Are-Zero (DAZ). The DAZ mode is not compatible with IEEE Standard 754. The DAZ mode is provided to improve processor performance for applications such as streaming media processing, where rounding a denormal operand to zero does not appreciably affect the quality of the processed data.

Some processor steppings support SSE2 but do not support the DAZ mode. To determine if a processor supports the DAZ mode, software must perform the following steps.

- 1. Execute the CPUID instruction with an input value of EAX=0 and ensure the vendor-ID string returned is "GenuineIntel".
- 2. Execute the CPUID instruction with EAX=1. This will load the EDX register with the feature flags.
- 3. Ensure that the FXSR feature flag (EDX bit 24) is set. This indicates the processor supports the FXSAVE and FXRSTOR instructions.
- 4. Ensure that the XMM feature flag (EDX bit 25) or the EMM feature flag (EDX bit 26) is set. This indicates that the processor supports at least one of the SSE/SSE2 instruction sets and its MXCSR control register.
- 5. Zero a 16-byte aligned, 512-byte area of memory. This is necessary since some implementations of FXSAVE do not modify reserved areas within the image.
- 6. Execute an FXSAVE into the cleared area.
- 7. Bytes 28-31 of the FXSAVE image are defined to contain the MXCSR_MASK. If this value is 0, then the processors MXCSR_MASK is 0xFFBF, otherwise MXCSR_MASK is the value of this dword.
- 8. If bit 6 of the MXCSR_MASK is set, then DAZ is supported.

After completing this algorithm, if DAZ is supported, software can enable DAZ mode by setting bit 6 in the MXCSR register save area and executing the FXRSTOR instruction. Alternately software can enable DAZ mode by setting bit 6 in the MXCSR by executing the LDMXCSR instruction. Refer to the chapter titled "Programming with the Streaming SIMD Extensions (SSE)" in the Intel Architecture Software Developer's Manual volume 1: Basic Architecture.

The assembly language program dazdtect.asm (see Example 7) demonstrates this DAZ detection algorithm.

§





11 Operating Frequency

With the introduction of the Time-Stamp Counter, it is possible for software operating in real mode or protected mode with ring 0 privilege to calculate the actual operating frequency of the processor. To calculate the operating frequency, the software needs a reference period. The reference period can be a periodic interrupt, or another timer that is based on time, and not based on a system clock. Software needs to read the Time-Stamp Counter (TSC) at the beginning and ending of the reference period. Software can read the TSC by executing the RDTSC instruction, or by setting the ECX register to 10h and executing the RDMSR instruction. Both instructions copy the current 64-bit TSC into the EDX:EAX register pair.

To determine the operating frequency of the processor, software performs the following steps. The assembly language program frequenc.asm (see Example 8) demonstrates the frequency detection algorithm.

- 1. Execute the CPUID instruction with an input value of EAX=0 and ensure the vendor-ID string returned is "GenuineIntel".
- 2. Execute the CPUID instruction with EAX=1 to load the EDX register with the feature flags.
- 3. Ensure that the TSC feature flag (EDX bit 4) is set. This indicates the processor supports the Time-Stamp Counter and RDTSC instruction.
- 4. Read the TSC at the beginning of the reference period.
- 5. Read the TSC at the end of the reference period.
- 6. Compute the TSC delta from the beginning and ending of the reference period.
- 7. Compute the actual frequency by dividing the TSC delta by the reference period.

Actual frequency = (Ending TSC value – Beginning TSC value) / reference period

Note: The measured accuracy is dependent on the accuracy of the reference period. A longer reference period produces a more accurate result. In addition, repeating the calculation multiple times may also improve accuracy.



Intel processors that support the C0_MCNT (C0 maximum frequency clock count) register improve on the ability to calculate the C0 state frequency by provide a resetable free running counter. To use the C0_MCNT register to determine frequency, software should clear the register by a write of '0' while the core is in a C0 state. Subsequently, at the end of a reference period read the C0_MCNT register. The actual frequency is calculated by dividing the C0_MCNT register value by the reference period. See the following steps and assembly language program frequenc.asm (see Example 8) as reference.

- 1. Execute the CPUID instruction with an input value of EAX=0 and ensure the vendor-ID string returned is "GenuineIntel".
- 2. Execute the CPUID instruction with EAX=1 to load the EAX register with the Processor Signature value.
- 3. Ensure that the processor is belonging to Intel Core 2 Duo processors family. This indicates the processor supports the Maximum Frequency Clock Count.
- 4. Clear the C0_MCNT register at the beginning of the reference period.
- 5. Read the CO_MCNT register at the end of the reference period.
- 6. Compute the actual frequency by dividing the CO_MCNT delta by the reference period.

Actual frequency = Ending C0_MCNT value / reference period

§



12 Program Examples

Example 3. Processor Identification Extraction Procedure

```
Filename: cpuid3a.asm
Copyright (c) Intel Corporation 1993-2005
This program has been developed by Intel Corporation. Intel
has various intellectual property rights which it may assert
under certain circumstances, such as if another
manufacturer's processor mis-identifies itself as being
"GenuineIntel" when the CPUID instruction is executed.
Intel specifically disclaims all warranties, express or
implied, and all liability, including consequential and other
indirect damages, for the use of this program, including
liability for infringement of any proprietary rights,
and including the warranties of merchantability and fitness
for a particular purpose. Intel does not assume any
responsibility for any errors which may appear in this program
nor any responsibility to update it.
This code contains two procedures:
_get_cpu_type: Identifies processor type in _cpu_type:
         0=8086/8088 processor
         2=Intel 286 processor
         3=Intel386(TM) family processor
         4=Intel486(TM) family processor
         5=Pentium(R) family processor
         6=P6 family of processors
         F=Pentium 4 family of processors
_get_fpu_type: Identifies FPU type in _fpu_type:
         0=FPU not present
         1=FPU present
         2=287 present (only if cpu_type=3)
         3=387 present (only if cpu_type=3)
This program has been tested with the Microsoft Developer Studio.
This code correctly detects the current Intel 8086/8088,
80286, 80386, 80486, Pentium(R) processor, Pentium(R) Pro
processor, Pentium(R) II processor, Pentium II Xeon(R) processor,
Pentium II Overdrive(R), Intel Celeron processor, Pentium III processor,
Pentium III Xeon processor, Pentium 4 processors and
Intel(R) Xeon(R) processors.
```

Application Note 55

NOTE: When using this code with C program cpuid3.c, 32-bit



```
segments are recommended.
        To assemble this code with TASM, add the JUMPS directive.
                                         ; Uncomment this line for TASM
        jumps
        TITLE cpuid3a
        comment this line for 32-bit segments
DOSSEG
        uncomment the following 2 lines for 32-bit segments
        .386
        .model flat
        comment this line for 32-bit segments
        .model small
CPU_IDMACRO
        db
                0fh
                                         ; Hardcoded CPUID instruction
        db
                0a2h
ENDM
.data
        public
                _cpu_type
        public
                _fpu_type
                _v86_flag
        public
                _cpuid_flag
        public
        public
                _intel_CPU
                _vendor_id
        public
        public
                _cpu_signature
        public
                _features_ebx
                _features_ecx
        public
        public
                _features_edx
                _ext_funct_1_eax
        public
        public
                _ext_funct_1_ebx
        public
                _ext_funct_1_ecx
        public
                _ext_funct_1_edx
        public
                _ext_funct_6_eax
        public
                _ext_funct_6_ebx
        public
                _ext_funct_6_ecx
                _ext_funct_6_edx
        public
        public
                _ext_funct_8_eax
        public
                _ext_funct_8_ebx
        public
                _ext_funct_8_ecx
        public
                _ext_funct_8_edx
                _cache_eax
        public
        public
                _cache_ebx
        public
                _cache_ecx
```



```
public
        _cache_edx
public
        _dcp_cache_eax
public
        _dcp_cache_ebx
public
        _dcp_cache_ecx
public
        _dcp_cache_edx
public
        _sep_flag
public
        _brand_string
                db
                        0
_cpu_type
                        0
_fpu_type
                db
_v86_flag
                db
                        0
                        0
_cpuid_flag
                db
_intel_CPU
                        0
                db
_sep_flag
                db
                        0
_vendor_id
                db
intel_id
                db
                         "GenuineIntel"
_cpu_signature
                        0
                dd
_features_ebx
                dd
                        0
                        0
_features_ecx
                dd
_features_edx
                dd
                        0
                                 dd
                                         0
_ext_funct_1_eax
_ext_funct_1_ebx
                        dd
                                 0
_ext_funct_1_ecx
                        dd
                                 0
_ext_funct_1_edx
                                 0
                         dd
_ext_funct_6_eax
                                 dd
                                         0
_ext_funct_6_ebx
                        dd
                                 0
_{\text{ext\_funct\_6\_ecx}}
                         dd
                                 0
_ext_funct_6_edx
                         dd
                                 0
                                 dd
                                         0
_ext_funct_8_eax
                        dd
                                 0
_ext_funct_8_ebx
_ext_funct_8_ecx
                         dd
                                 0
_ext_funct_8_edx
                         dd
                                 0
_cache_eax
                dd
                        0
_cache_ebx
                dd
                        0
_cache_ecx
                dd
                        0
_cache_edx
                dd
                        0
                        0
_dcp_cache_eax dd
                        0
_dcp_cache_ebx dd
_dcp_cache_ecx dd
                        0
_dcp_cache_edx dd
                        0
fp_status
                dw
                         0
                         48 dup (0)
_brand_string
                db
comment this line for 32-bit segments
uncomment this line for 32-bit segments
```

.code

.8086



```
.386
public _get_cpu_type
        _get_cpu_type proc
        This procedure determines the type of processor in a system
        and sets the cpu type variable with the appropriate
        value. If the CPUID instruction is available, it is used
        to determine more specific details about the processor.
        All registers are used by this procedure, none are preserved.
        To avoid AC faults, the AM bit in CR0 must not be set.
        Intel 8086 processor check
        Bits 12-15 of the FLAGS register are always set on the
        8086 processor.
        For 32-bit segments comment the following lines down to the next
        comment line that says "STOP"
check_8086:
        pushf
                                        ; push original FLAGS
                                         ; get original FLAGS
        pop
                ax
                                         ; save original FLAGS
        mov
                cx, ax
                ax, 0fffh
                                         ; clear bits 12-15 in FLAGS
        and
                                         ; save new FLAGS value on stack
        push
                ax
                                         ; replace current FLAGS value
        popf
        pushf
                                         ; get new FLAGS
        pop
                                         ; store new FLAGS in AX
                ax
                ax, 0f000h
                                        ; if bits 12-15 are set, then
        and
                ax, 0f000h
                                         ; processor is an 8086/8088
        cmp
                                        ; turn on 8086/8088 flag
        mov
                _cpu_type, 0
                check_80286
                                         ; go check for 80286
        jne
                                         ; double check with push sp
        push
                sp
                dx
                                         ; if value pushed was different
        pop
                                         ; means it's really an 8086
        cmp
                dx, sp
        ine
                end_cpu_type
                                         ; jump if processor is 8086/8088
                _cpu_type, 10h
                                         ; indicate unknown processor
        mov
        jmp
                end_cpu_type
        Intel 286 processor check
        Bits 12-15 of the FLAGS register are always clear on the
        Intel 286 processor in real-address mode.
.286
check_80286:
                                        ; save machine status word
        smsw
                ax
        and
                ax, 1
                                        ; isolate PE bit of MSW
        mov
                _v86_flag, al
                                        ; save PE bit to indicate V86
                cx, 0f000h
                                        ; try to set bits 12-15
        or
```



```
; save new FLAGS value on stack
        push
                cx
        popf
                                          ; replace current FLAGS value
                                          ; get new FLAGS
        pushf
                                          ; store new FLAGS in AX
        pop
                ax
                ax, 0f000h
                                          ; if bits 12-15 are clear
        and
        mov
                _cpu_type, 2
                                          ; processor=80286, turn on 80286 flag
                end_cpu_type
                                          ; jump if processor is 80286
        jΖ
        Intel386 processor check
        The AC bit, bit #18, is a new bit introduced in the EFLAGS
        register on the Intel486 processor to generate alignment
        faults.
        This bit cannot be set on the Intel386 processor.
.386
        "STOP"
                                          ; it is safe to use 386 instructions
check_80386:
                                          ; push original EFLAGS
        pushfd
                                          ; get original EFLAGS
        pop
                eax
                                          ; save original EFLAGS
        mov
                ecx, eax
                                          ; flip AC bit in EFLAGS
        xor
                eax, 40000h
                                          ; save new EFLAGS value on stack
        push
                eax
                                          ; replace current EFLAGS value
        popfd
                                          ; get new EFLAGS
        pushfd
                eax
                                          ; store new EFLAGS in EAX
        pop
        xor
                eax, ecx
                                          ; can't toggle AC bit, processor=80386
        mov
                _cpu_type, 3
                                          ; turn on 80386 processor flag
                                          ; jump if 80386 processor
        įΖ
                end_cpu_type
        push
                ecx
        popfd
                                          ; restore AC bit in EFLAGS first
        Intel486 processor check
        Checking for ability to set/clear ID flag (Bit 21) in EFLAGS
        which indicates the presence of a processor with the CPUID
        instruction.
.486
check_80486:
                                          ; turn on 80486 processor flag
        mov
                _cpu_type, 4
        mov
                                          ; get original EFLAGS
                eax, ecx
                eax, 200000h
                                          ; flip ID bit in EFLAGS
        xor
                                          ; save new EFLAGS value on stack
        push
                eax
        popfd
                                          ; replace current EFLAGS value
                                          ; get new EFLAGS
        pushfd
                                          ; store new EFLAGS in EAX
        pop
                eax
        xor
                                          ; can't toggle ID bit,
                eax, ecx
                                          ; processor=80486
        je
                end_cpu_type
```

Execute CPUID instruction to determine vendor, family,



```
model, stepping and features. For the purpose of this
code, only the initial set of CPUID information is saved.
         _cpuid_flag, 1
                                   ; flag indicating use of CPUID inst.
mov
push
         ebx
                                   ; save registers
push
         esi
push
         edi
mov
                                   ; set up for CPUID instruction
         eax, 0
CPU_ID
                                   ; get and save vendor ID
         dword ptr _vendor_id, ebx
mov
mov
         dword ptr _vendor_id[+4], edx
         dword ptr _vendor_id[+8], ecx
mov
         dword ptr intel_id, ebx
cmp
jne
         end_cpuid_type
         dword ptr intel_id[+4], edx
cmp
         end_cpuid_type
jne
         dword ptr intel_id[+8], ecx
cmp
                                   ; if not equal, not an Intel processor
jne
         end_cpuid_type
         _intel_CPU, 1
                                   ; indicate an Intel processor
mov
                                   ; make sure 1 is valid input for CPUID
cmp
         eax, 1
         end_cpuid_type
jl
                                   ; if not, jump to end
mov
        eax, 1
CPU_ID
                                   ; get family/model/stepping/features
mov
         _cpu_signature, eax
         _features_ebx, ebx
mov
         _features_edx, edx
mov
         _features_ecx, ecx
mov
shr
         eax, 8
                                   ; isolate family
and
         eax, 0fh
mov
         _cpu_type, al
                                   ; set _cpu_type with family
Execute CPUID instruction to determine the cache descriptor
information.
         eax, 0
                                   ; set up to check the EAX value
mov
CPU_ID
cmp
         ax, 2
                                   ; Are cache descriptors supported?
il
         end_cpuid_type
         eax, 2
mov
                                   ; set up to read cache descriptor
CPU_ID
cmp
         al, 1
                                   ; Is one iteration enough to obtain
jne
         end_cpuid_type
                                   ; cache information?
                                   ; This code supports one iteration
                                   ; only.
```



```
; store cache information
mov
        _cache_eax, eax
mov
        _cache_ebx, ebx
                                  ; NOTE: for future processors, CPUID
        _cache_ecx, ecx
                                  ; instruction may need to be run more
mov
                                  ; than once to get complete cache
mov
        _cache_edx, edx
                                  ; information
        eax. 0
                                  ; set up to check the EAX value
mov
CPU ID
cmp
        ax, 4
                                  ; Are deterministic cache parameters supported?
jl
        end_cpuid_type
        eax, 4
                                  ; set up to read deterministic cache params
mov
mov
        ecx, 0
CPU_ID
push
        eax
                                  ; determine if valid cache parameters read
and
        al, 1Fh
        al, 00h
                                  ; EAX[4:0] = 0 indicates invalid cache
cmp
pop
        eax
        end_cpuid_type
je
                                  ; store deterministic cache information
mov
        _dcp_cache_eax, eax
        _dcp_cache_ebx, ebx
mov
        _dcp_cache_ecx, ecx
mov
mov
        _dcp_cache_edx, edx
        eax, 80000000h
mov
                                  ; check if brand string is supported
CPU_ID
        eax, 80000004h
cmp
jbe
        end_cpuid_type
                                  ; take jump if not supported
        eax, 80000001h
                                  ; Get the Extended Feature Flags
mov
CPU_ID
mov
        _ext_funct_1_eax, eax
        _ext_funct_1_ebx, ebx
mov
        _ext_funct_1_ecx, ecx
mov
mov
        _ext_funct_1_edx, edx
        di, offset _brand_string
mov
mov
        eax, 80000002h
                                  ; get first 16 bytes of brand string
CPU_ID
        dword ptr [di], eax
                                  ; save bytes 0 .. 15
mov
        dword ptr [di+4], ebx
mov
mov
        dword ptr [di+8], ecx
mov
        dword ptr [di+12], edx
        di, 16
add
        eax, 80000003h
mov
CPU_ID
        dword ptr [di], eax
                                  ; save bytes 16 .. 31
mov
mov
        dword ptr [di+4], ebx
```



```
dword ptr [di+8], ecx
       mov
       mov
               dword ptr [di+12], edx
       add
               di, 16
               eax, 80000004h
       mov
       CPU_ID
               dword ptr [di], eax
                                       ; save bytes 32 .. 47
       mov
               dword ptr [di+4], ebx
       mov
       mov
               dword ptr [di+8], ecx
               dword ptr [di+12], edx
       mov
               eax, 80000000h
                                       ; check if L2 Cache Features supported
       mov
       CPU_ID
       cmp
               eax, 80000006h
                                       ; take jump if not supported
       ibe
               end_cpuid_type
               _ext_funct_6_eax, eax
       mov
       mov
               _ext_funct_6_ebx, ebx
               _ext_funct_6_ecx, ecx
       mov
               _ext_funct_6_edx, edx
       mov
       mov
               eax, 80000000h
                                       ; check if Address Size function supported
       CPU_ID
               eax, 80000008h
       cmp
                                       ; take jump if not supported
       jbe
               end_cpuid_type
               _ext_funct_8_eax, eax
       mov
               _ext_funct_8_ebx, ebx
       mov
       mov
               _ext_funct_8_ecx, ecx
       mov
               _ext_funct_8_edx, edx
end_cpuid_type:
               edi
                                       ; restore registers
       pop
       pop
               esi
               ebx
       pop
       comment this line for 32-bit segments
.8086
end_cpu_type:
       ret
_get_cpu_type
               endp
public _get_fpu_type
       _get_fpu_type proc
       This procedure determines the type of FPU in a system
       and sets the _fpu_type variable with the appropriate value.
       All registers are used by this procedure, none are preserved.
```



```
Coprocessor check
        The algorithm is to determine whether the floating-point
        status and control words are present. If not, no
        coprocessor exists. If the status and control words can
        be saved, the correct coprocessor is then determined
        depending on the processor type. The Intel386 processor can
        work with either an Intel287 NDP or an Intel387 NDP.
        The infinity of the coprocessor must be checked to determine
        the correct coprocessor type.
        fninit
                                           ; reset FP status word
                                           ; initialize temp word to non-zero
        mov
                 fp_status, 5a5ah
        fnstsw
                 fp_status
                                           ; save FP status word
        mov
                 ax, fp_status
                                           ; check FP status word
                 al, 0
                                           ; was correct status written
        cmp
                                           ; no FPU present
        mov
                 _fpu_type, 0
        ine
                 end_fpu_type
check_control_word:
        fnstcw
                 fp_status
                                           ; save FP control word
                 ax, fp_status
                                           ; check FP control word
        mov
        and
                 ax, 103fh
                                           ; selected parts to examine
                 ax, 3fh
                                           ; was control word correct
        cmp
                 _fpu_type, 0
        mov
                 end_fpu_type
                                           ; incorrect control word, no FPU
        ine
        mov
                 _fpu_type, 1
        80287/80387 check for the Intel386 processor
check_infinity:
                 _cpu_type, 3
        cmp
        jne
                 end_fpu_type
        fld1
                                           ; must use default control from FNINIT
        fldz
                                           ; form infinity
        fdiv
                                           ; 8087/Intel287 NDP say + inf = -inf
        fld
                                           ; form negative infinity
                 st
                                           ; Intel387 NDP says +inf <> -inf
        fchs
        fcompp
                                           ; see if they are the same
        fstsw
                 fp_status
                                           ; look at status from FCOMPP
        mov
                 ax, fp_status
        mov
                 _fpu_type, 2
                                           ; store Intel287 NDP for FPU type
                                           ; see if infinities matched
        sahf
                 end_fpu_type
                                           ; jump if 8087 or Intel287 is present
        jΖ
                 _fpu_type, 3
                                           ; store Intel387 NDP for FPU type
        mov
end fpu type:
        ret
_get_fpu_type
                 endp
        end
```

.data



Example 4. Processor Identification Procedure in Assembly Language

Filename: cpuid3b.asm Copyright (c) Intel Corporation 1993-2005 This program has been developed by Intel Corporation. Intel has various intellectual property rights which it may assert under certain circumstances, such as if another manufacturer's processor mis-identifies itself as being "GenuineIntel" when the CPUID instruction is executed. Intel specifically disclaims all warranties, express or implied, and all liability, including consequential and other indirect damages, for the use of this program, including liability for infringement of any proprietary rights, and including the warranties of merchantability and fitness for a particular purpose. Intel does not assume any responsibility for any errors which may appear in this program nor any responsibility to update it. This program contains three parts: Part 1: Identifies processor type in the variable _cpu_type: Part 2: Identifies FPU type in the variable _fpu_type: Part 3: Prints out the appropriate message. This part is specific to the DOS environment and uses the DOS system calls to print out the messages. This program has been tested with the Microsoft Developer Studio. If this code is assembled with no options specified and linked with the cpuid3a module, it correctly identifies the current Intel 8086/8088, 80286, 80386, 80486, Pentium(R), Pentium(R) Pro, Pentium(R) II processors, Pentium(R) II Xeon(R) processors, Pentium(R) II Overdrive(R) processors, Intel(R) Celeron(R) processors, Pentium(R) III processors, Pentium(R) III Xeon(R) processors, Pentium(R) 4 processors and Intel(R) Xeon(R) processors DP and MP when executed in the real-address mode. ; NOTE: This code is written using 16-bit Segments To assemble this code with TASM, add the JUMPS directive. ; Uncomment this line for TASM jumps TITLE cpuid3b DOSSEG .model small .stack 100h OP O MACRO db 66h ; hardcoded operand override **ENDM**



```
byte
                 _fpu_type:
        extrn
                 _cpuid_flag:
                                           byte
        extrn
                 _intel_CPU:
        extrn
                                           byte
                 _vendor_id:
                                           byte
        extrn
                 _cpu_signature:
                                           dword
        extrn
                                           dword
                 _features_ecx:
        extrn
                                           dword
                 _features_edx:
        extrn
                 _features_ebx:
                                           dword
        extrn
                 _ext_funct_1_eax: dword
        extrn
                 _ext_funct_1_ebx: dword
        extrn
                 _ext_funct_1_ecx: dword
        extrn
                 _ext_funct_1_edx: dword
        extrn
        extrn
                 _ext_funct_6_eax: dword
        extrn
                 _ext_funct_6_ebx: dword
                 _ext_funct_6_ecx: dword
        extrn
                 _ext_funct_6_edx: dword
        extrn
                 _ext_funct_8_eax: dword
        extrn
                 _ext_funct_8_ebx: dword
        extrn
                 _ext_funct_8_ecx: dword
        extrn
                 _ext_funct_8_edx: dword
        extrn
                                           dword
                 _cache_eax:
        extrn
                                           dword
                 _cache_ebx:
        extrn
                 _cache_ecx:
                                           dword
        extrn
                                           dword
        extrn
                 _cache_edx:
                                           dword
                 _dcp_cache_eax:
        extrn
                                           dword
                 _dcp_cache_ebx:
        extrn
                                           dword
                 _dcp_cache_ecx:
        extrn
                 _dcp_cache_edx:
                                           dword
        extrn
                 _brand_string:
                                           byte
        extrn
        The purpose of this code is to identify the processor and
        coprocessor that is currently in the system. The program
        first determines the processor type. Then it determines
        whether a coprocessor exists in the system. If a
        coprocessor or integrated coprocessor exists, the program
        identifies the coprocessor type. The program then prints
        the processor and floating point processors present and type.
.code
.8086
start:
                 ax, @data
        mov
                 ds, ax
                                           ; set segment register
        mov
                                           ; set segment register
        mov
                 es, ax
                                           ; align stack to avoid AC fault
        and
                 sp, not 3
        call
                 _get_cpu_type
                                           ; determine processor type
        call
                 _get_fpu_type
        call
                 print
                 ax. 4c00h
        mov
        int
                 21h
******************
        extrn
                 _get_cpu_type: proc
```

_cpu_type:

extrn

byte



```
extrn _get_fpu_type: proc
```

```
FPU_FLAG
               equ 0001h
VME_FLAG
               equ 0002h
               equ 0004h
DE_FLAG
PSE_FLAG
               equ 0008h
TSC_FLAG
               equ 0010h
               equ 0020h
MSR_FLAG
               equ 0040h
PAE_FLAG
MCE_FLAG
               equ 0080h
               equ 0100h
CX8_FLAG
               equ 0200h
APIC_FLAG
               equ 0800h
SEP_FLAG
               equ 1000h
MTRR_FLAG
               equ 2000h
PGE_FLAG
               equ 4000h
MCA_FLAG
               equ 8000h
CMOV_FLAG
               equ 10000h
PAT_FLAG
PSE36_FLAG
               equ 20000h
PSNUM_FLAG
               equ 40000h
CLFLUSH_FLAG equ 80000h
DTS_FLAG
               equ 200000h
               equ 400000h
ACPI_FLAG
               equ 800000h
MMX_FLAG
FXSR_FLAG
               equ 1000000h
SSE_FLAG
               equ 2000000h
SSE2_FLAG
               equ 4000000h
               equ 8000000h
SS_FLAG
               equ 10000000h
HTT_FLAG
               equ 20000000h
TM_FLAG
IA64_FLAG
               equ 40000000h
PBE_FLAG
               equ 80000000h
               equ 0001h
SSE3_FLAG
MONITOR_FLAG equ 0008h
               equ 0010h
DS_CPL_FLAG
               equ 0080h
EIST_FLAG
TM2_FLAG
               equ 0100h
               equ 0200h
SSSE3_FLAG
               equ 0400h
CID_FLAG
               equ 2000h
CX16_FLAG
               equ 04000h
XTPR_FLAG
DCA_FLAG
               equ 040000h
EM64T_FLAG
               equ 20000000h
               equ 00100000h
XD_FLAG
SYSCALL_FLAG equ 00000800h
LAHF_FLAG
               equ 00000001h
.data
               db
                        "This system has a$"
id_msg
               db
                        "n unknown processor$"
cp_error
               db
                        "n 8086/8088 processor$"
cp_8086
cp_286
               db
                        "n 80286 processor$"
cp_386
               db
                        "n 80386 processor$"
```



```
db
cp_486
                            "n 80486DX, 80486DX2 processor or"
                  db
                            " 80487SX math coprocessor$"
cp_486sx
                  db
                            "n 80486SX processor$"
fp_8087
                  db
                            " and an 8087 math coprocessor$"
fp_287
                            " and an 80287 math coprocessor$"
                  db
fp_387
                  db
                            " and an 80387 math coprocessor$"
                  db
                            "Genuine Intel486(TM) processor$"
intel486_msg
intel486dx_msg
                  db
                            "Genuine Intel486(TM) DX processor$"
                            "Genuine Intel486(TM) SX processor$"
intel486sx_msg
                  db
inteldx2_msg
                  db
                            " Genuine IntelDX2(TM) processor$"
                            " Genuine IntelSX2(TM) processor$"
intelsx2_msg
                  db
inteldx4_msg
                  db
                            " Genuine IntelDX4(TM) processor$"
inteldx2wb_msg
                            " Genuine Write-Back Enhanced"
                  db
                            " IntelDX2(TM) processor$"
                  db
                            "Genuine Intel(R) Pentium(R) processor$"
                  db
pentium_msg
                            " Genuine Intel Pentium(R) Pro processor$"
pentiumpro_msg
                  db
                            db
                                     "Genuine Intel(R) Pentium(R) II processor, model 3$"
pentiumiimodel3_msg
                            db
                                     "Genuine Intel(R) Pentium(R) II processor, model 5 or"
pentiumiixeon_m5_msg
                            db
                                     "Intel(R) Pentium(R) II Xeon(R) processor$"
                                     "Genuine Intel(R) Pentium(R) II Xeon(R) processor$"
pentiumiixeon_msg
                            db
celeron_msg
                            db
                                     "Genuine Intel(R) Celeron(R) processor, model 5$"
celeronmodel6_msg
                            db
                                     "Genuine Intel(R) Celeron(R) processor, model 6$"
celeron_brand
                            db
                                     "Genuine Intel(R) Celeron(R) processor$"
                            db
                                     "Genuine Intel(R) Pentium(R) III processor, model 7 or"
pentiumiii_msg
                                     "Intel Pentium(R) III Xeon(R) processor, model 7$"
                            db
pentiumiiixeon_msg
                            db
                                     "Genuine Intel(R) Pentium(R) III Xeon(R) processor, model 7$"
                            db
                                     "Genuine Intel(R) Pentium(R) III Xeon(R) processor$"
pentiumiiixeon_brand
pentiumiii_brand
                            db
                                     "Genuine Intel(R) Pentium(R) III processor$"
                            db
                                     "Genuine Mobile Intel(R) Pentium(R) III Processor-M$"
mobile_piii_brand
mobile_icp_brand
                            db
                                     "Genuine Mobile Intel(R) Celeron(R) processor$"
mobile_P4_brand
                            db
                                     "Genuine Mobile Intel(R) Pentium(R) 4 processor - M$"
                                     "Genuine Intel(R) Pentium(R) 4 processor$"
pentium4_brand
                            db
xeon_brand
                                     "Genuine Intel(R) Xeon(R) processor$"
                            db
                            db
                                     "Genuine Intel(R) Xeon(R) processor MP$"
xeon_mp_brand
mobile_icp_brand_2
                            db
                                     "Genuine Mobile Intel(R) Celeron(R) processor$"
mobile_pentium_m_brand
                            db
                                     "Genuine Intel(R) Pentium(R) M processor$"
mobile_genuine_brand
                            db
                                     " Mobile Genuine Intel(R) processor$"
mobile_icp_m_brand
                            db
                                     "Genuine Intel(R) Celeron(R) M processor$"
unknown_msg
                            db
                                     "n unknown Genuine Intel(R) processor$"
brand_entry
                  struct
         brand_value
                            db
                                     ?
                            dw
                                     ?
         brand_string
brand_entry
                  ends
brand_table
                  brand_entry
                                     <01h, offset celeron_brand>
                  brand_entry
                                     <02h, offset pentiumiii_brand>
                  brand_entry
                                     <03h, offset pentiumiiixeon_brand>
                  brand_entry
                                     <04h, offset pentiumiii_brand>
                  brand_entry
                                     <06h, offset mobile_piii_brand>
                  brand_entry
                                     <07h, offset mobile_icp_brand>
                                     <08h, offset pentium4_brand>
                  brand_entry
                  brand_entry
                                     <09h, offset pentium4_brand>
                                     <0Ah, offset celeron_brand>
                  brand_entry
                  brand_entry
                                     <0Bh, offset xeon_brand>
```



```
brand_entry
                  <0Ch, offset xeon_mp_brand>
brand_entry
                  <0Eh, offset mobile_p4_brand>
brand_entry
                  <0Fh, offset mobile_icp_brand>
brand_entry
                  <11h, offset mobile_genuine_brand>
brand_entry
                  <12h, offset mobile_icp_m_brand>
brand_entry
                  <13h, offset mobile_icp_brand_2>
brand_entry
                  <14h, offset celeron_brand>
brand_entry
                  <15h, offset mobile_genuine_brand>
                  <16h, offset mobile_pentium_m_brand>
brand_entry
brand_entry
                  <17h, offset mobile_icp_brand_2>
```

brand_table_size equ (\$ - offset brand_table) / (sizeof brand_entry)

```
; The following 16 entries must stay intact as an array
intel_486_0
                            offset intel486dx_msg
                   dw
intel_486_1
                            offset intel486dx_msg
                   dw
intel_486_2
                            offset intel486sx_msg
                   dw
intel_486_3
                            offset inteldx2_msg
                   dw
intel_486_4
                   dw
                            offset intel486_msg
                            offset intelsx2_msg
intel_486_5
                   dw
intel_486_6
                            offset intel486_msg
                   dw
intel_486_7
                            offset inteldx2wb_msg
                   dw
intel_486_8
                   dw
                            offset inteldx4_msg
intel_486_9
                   dw
                            offset intel486_msg
intel_486_a
                   dw
                            offset intel486_msg
intel_486_b
                            offset intel486_msg
                   dw
intel_486_c
                            offset intel486_msg
                   dw
intel_486_d
                            offset intel486_msg
                   dw
intel_486_e
                            offset intel486_msg
                   dw
intel_486_f
                            offset intel486_msg
                   dw
; end of array
                  db
                            13,10,"Processor Family: $"
family_msg
model_msg
                   db
                            13,10,"Model:
                                                  $"
stepping_msg
                   db
                            13,10,"Stepping:
                            13,10," Extended Family: $"
ext_fam_msg
                   db
                            13,10," Extended Model: $"
ext_mod_msg
                   db
                            13,10,"$"
cr_lf
                   db
                   db
                            13,10,"The processor is an OverDrive(R)"
turbo_msg
                   db
                              processor$"
                   db
                            13,10,"The processor is the upgrade"
dp_msg
                   db
                            " processor in a dual processor system$"
                   db
                            13,10,"The processor contains an on-chip"
fpu_msg
                            " FPU$"
                   db
                   db
                            13,10,"The processor supports Virtual"
vme_msg
                   db
                            " Mode Extensions$"
                   db
                            13,10,"The processor supports Debugging"
de_msg
                   db
                            " Extensions$"
                   db
                            13,10,"The processor supports Page Size"
pse_msg
                            " Extensions$"
                   db
                   db
                            13,10,"The processor supports Time Stamp"
tsc_msg
                            " Counter$"
                   db
                   db
                            13,10,"The processor supports Model"
msr_msg
                   db
                            " Specific Registers$"
                   db
                            13,10,"The processor supports Physical"
pae_msg
                   db
                            " Address Extensions$"
                   db
                            13,10,"The processor supports Machine"
mce_msg
                            " Check Exceptions$"
                   db
```



```
cx8_msg
                   db
                            13,10,"The processor supports the"
                            " CMPXCHG8B instruction$"
                   db
                   db
                            13,10,"The processor contains an on-chip"
apic_msg
                            " APIC$"
                   db
                            13,10,"The processor supports Fast System"
                   db
sep_msg
                            " Call$"
                   db
                   db
                            13,10,"The processor does not support Fast"
no_sep_msg
                            " System Call$"
                   db
                            13,10,"The processor supports Memory Type"
mtrr_msg
                   db
                            " Range Registers$"
                   db
                            13,10,"The processor supports Page Global"
                   db
pge_msg
                            " Enable$'
                   db
                   db
                            13,10,"The processor supports Machine"
mca_msg
                   db
                            " Check Architecture$"
                            13,10,"The processor supports Conditional"
cmov_msg
                   db
                            " Move Instruction$"
                   db
                            13,10,"The processor supports Page Attribute"
                   db
pat_msg
                            " Table$"
                   db
                            13,10,"The processor supports 36-bit Page"
pse36_msg
                   db
                   db
                            " Size Extension$"
                   db
                            13,10,"The processor supports the"
psnum_msg
                            " processor serial number$"
                   db
clflush_msg
                   db
                            13,10,"The processor supports the"
                   db
                            " CLFLUSH instruction$'
dts_msg
                   db
                            13,10,"The processor supports the"
                            " Debug Trace Store feature$"
                   db
acpi_msg db
                   13,10,"The processor supports the"
                   db
                            " ACPI registers in MSR space$"
                   db
                                      13,10,"The processor supports Intel Architecture"
mmx_msg
                   db
                            " MMX(TM) Technology$"
                   13,10,"The processor supports Fast floating point"
fxsr_msg db
                   db
                            " save and restore$"
                            13,10,"The processor supports the Streaming"
                   db
sse_msg
                   db
                            " SIMD extensions$"
sse2_msg
                   db
                            13,10,"The processor supports the Streaming"
                   db
                            " SIMD extensions 2 instructions$"
                   db
                            13,10,"The processor supports Self-Snoop$"
ss_msg
                            13,10,"The processor supports Hyper-Threading Technology$"
htt_msg
                   db
                            13,10,"The processor supports the'
                   db
tm_msg
                   db
                            " Thermal Monitor$"
                   db
ia64_msg
                            13,10,"The processor is a member of the"
                   db
                            "Intel(R) Itanium(R) processor family executing in IA32 emulation mode$"
                            13,10,"The processor supports the"
                   db
pbe_msg
                   db
                            " Pending Break Event$'
sse3_msgdb
                   13,10,"The processor supports the Streaming SIMD"
                   db
                            "Extensions 3 instructions$"
                            13,10,"The processor supports the MONITOR and MWAIT"
                   db
monitor_msg
                            " instructions$"
                   db
ds_cpl_msg
                   db
                            13,10,"The processor supports Debug Store extensions for"
                   db
                            " branch message storage by CPL$"
                            13,10,"The processor supports"
                   db
eist_msg
                            " Enhanced SpeedStep(TM) Technology$"
                   db
                            13,10,"The processor supports the"
                   db
tm2_msg
                   db
                            " Thermal Monitor 2$"
                   db
                            13,10,"The processor supports the Supplemental Streaming SIMD"
ssse3_msg
                   db
                            " Extensions 3 instructions$"
cid_msg
                   db
                            13,10,"The processor supports L1 Data Cache Context ID$"
cx16_msg
                   db
                            13,10,"The processor supports CMPXCHG16B instruction$"
```



```
db
                            13,10,"The processor supports transmitting TPR messages$"
xtpr_msg
                  db
dca_msg
                            13,10,"The processor supports the Direct Cache Access feature$"
                   db
                            13,10,"The processor supports Intel(R) Extended Memory 64 Technology$"
em64t_msg
                   db
                            13,10,"The processor supports the Execute Disable Bit$"
xd_bit_msg
syscall_msg
                   db
                            13,10,"The processor supports the SYSCALL & SYSRET instructions$"
lahf_msg db
                   13,10,"The processor supports the LAHF & SAHF instructions$"
not_intel
                   db
                            "t least an 80486 processor."
                   db
                            13,10,"It does not contain a Genuine"
                   db
                            "Intel part and as a result,"
                   db
                            "the",13,10,"CPUID"
                   db
                            " detection information cannot be"
                   db
                            " determined at this time.$"
ASC_MSG
                   MACRO msg
         LOCAL ascii_done
                                               ; local label
                   al, 30h
         add
                   al, 39h
                                               ; is it 0-9?
         cmp
                   ascii_done
         jle
                   al, 07h
         add
ascii_done:
                   byte ptr msg[20], al
         mov
                   dx, offset msg
         mov
         mov
                   ah, 9h
                   21h
         int
ENDM
.code
.8086
print
         proc
         This procedure prints the appropriate cpuid string and
         numeric processor presence status. If the CPUID instruction
         was used, this procedure prints out the CPUID info.
         All registers are used by this procedure, none are
         preserved.
                   dx, offset id_msg
         mov
                                               ; print initial message
                   ah, 9h
         mov
         int
                   21h
                   _cpuid_flag, 1
                                               ; if set to 1, processor
         cmp
                                               ; supports CPUID instruction
                   print_cpuid_data
                                               ; print detailed CPUID info
         je
print_86:
         cmp
                   _cpu_type, 0
         jne
                   print_286
         mov
                   dx, offset cp_8086
         mov
                   ah. 9h
                   21h
         int
                   _fpu_type, 0
         cmp
                   end_print
         je
                   dx, offset fp_8087
         mov
                   ah, 9h
         mov
         int
                   21h
                   end_print
         jmp
```



```
print_286:
         cmp
                  _cpu_type, 2
                  print_386
         jne
                  dx, offset cp_286
         mov
                  ah, 9h
         mov
         int
                  21h
                  _fpu_type, 0
         cmp
                  end_print
         je
print_287:
                  dx, offset fp_287
         mov
                  ah, 9h
         mov
         int
                  21h
                  end_print
         jmp
print_386:
                  _cpu_type, 3
         cmp
                  print_486
         jne
                  dx, offset cp_386
         mov
                  ah, 9h
         mov
         int
                  21h
                  _fpu_type, 0
         cmp
         je
                  end_print
                  _fpu_type, 2
         cmp
                  print_287
         je
                  dx, offset fp_387
         mov
                  ah, 9h
         mov
                  21h
         int
        jmp
                  end_print
print_486:
                  _cpu_type, 4
         cmp
         jne
                  print_unknown
                                              ; Intel processors will have
                                              ; CPUID instruction
         mov
                  dx, offset cp_486sx
                  _fpu_type, 0
         cmp
                  print_486sx
         je
                  dx, offset cp_486
         mov
print_486sx:
                  ah, 9h
         mov
         int
                  21h
                  end_print
         jmp
print_unknown:
                  dx, offset cp_error
         mov
                  print_486sx
        jmp
print_cpuid_data:
.486
                  _intel_CPU, 1
         cmp
                                              ; check for genuine Intel
                  not_GenuineIntel
         jne
                                              ; processor
                  di, offset _brand_string
         mov
                                              ; brand string supported?
                  byte ptr [di], 0
         cmp
                  print_brand_id
         je
                  cx, 47
                                              ; max brand string length
         mov
```



```
skip_spaces:
                   byte ptr [di], ' '
                                               ; skip leading space chars
         cmp
                   print_brand_string
         jne
                  di
         inc
                   skip_spaces
         loop
print_brand_string:
                  cx, 0
                                               ; Nothing to print
         cmp
         je
                   print_brand_id
         cmp
                   byte ptr [di], 0
                   print_brand_id
         je
print_brand_char:
                  dl, [di]
                                               ; print upto the max chars
         mov
                  ah, 2
         mov
         int
                  21h
                  di
         inc
                   byte ptr [di], 0
         cmp
                   print_family
         je
                   print_brand_char
         loop
         jmp
                   print_family
print_brand_id:
         cmp
                   _cpu_type, 6
         jb
                   print_486_type
                   print_pentiumiiimodel8_type
         ja
                  eax, dword ptr _cpu_signature
         mov
                  eax, 4
         shr
                  al, 0fh
         and
                  al, 8
         cmp
         jae
                   print_pentiumiiimodel8_type
print_486_type:
                                               ; if 4, print 80486 processor
         cmp
                   _cpu_type, 4
                   print_pentium_type
         jne
         mov
                  eax, dword ptr _cpu_signature
         shr
                  eax, 4
                   eax, 0fh
                                               ; isolate model
         and
                   dx, intel_486_0[eax*2]
         mov
                   print_common
         jmp
print_pentium_type:
                   _cpu_type, 5
                                               ; if 5, print Pentium processor
         cmp
         jne
                   print_pentiumpro_type
                   dx, offset pentium_msg
         mov
                   print_common
         jmp
print_pentiumpro_type:
                                               ; if 6 & model 1, print Pentium
                   _cpu_type, 6
         cmp
                                               ; Pro processor
                   print_unknown_type
         jne
                   eax, dword ptr _cpu_signature
         mov
                   eax, 4
         shr
                   eax, 0fh
                                               ; isolate model
         and
```



```
cmp
                   eax, 3
                   print_pentiumiimodel3_type
         jge
                   eax, 1
         cmp
                                                ; incorrect model number = 2
                   print_unknown_type
         jne
                   dx, offset pentiumpro_msg
         mov
                   print_common
         jmp
print_pentiumiimodel3_type:
                   eax, 3
                                                ; if 6 & model 3, print Pentium
         cmp
                                                ; II processor, model 3
                   print_pentiumiimodel5_type
         jne
                   dx, offset pentiumiimodel3_msg
         mov
                   print_common
         jmp
print_pentiumiimodel5_type:
                                                ; if 6 & model 5, either Pentium
                   eax, 5
         cmp
                                                ; II processor, model 5, Pentium II
                                                ; Xeon processor or Intel Celeron
                                                ; processor, model 5
         je
                   celeron_xeon_detect
                                                ; If model 7 check cache descriptors
         cmp
                   eax, 7
                                                ; to determine Pentium III or Pentium III Xeon
         jne
                   print_celeronmodel6_type
celeron_xeon_detect:
; Is it Pentium II processor, model 5, Pentium II Xeon processor, Intel Celeron processor,
; Pentium III processor or Pentium III Xeon processor.
         mov
                   eax, dword ptr _cache_eax
         rol
                   eax, 8
                   cx, 3
         mov
celeron_detect_eax:
         cmp
                   al, 40h
                                                ; Is it no L2
         je
                   print_celeron_type
                   al, 44h
                                                ; Is L2 >= 1M
         cmp
                   print_pentiumiixeon_type
         jae
                   eax, 8
         rol
                   celeron_detect_eax
         loop
                   eax, dword ptr _cache_ebx
         mov
         mov
                   cx, 4
celeron_detect_ebx:
                   al, 40h
                                                ; Is it no L2
         cmp
                   print_celeron_type
         je
                                                ; Is L2 >= 1M
         cmp
                   al, 44h
                   print_pentiumiixeon_type
         jae
                   eax, 8
         rol
         loop
                   celeron_detect_ebx
                   eax, dword ptr _cache_ecx
         mov
         mov
celeron_detect_ecx:
```



```
al, 40h
                                              ; Is it no L2
         cmp
                  print_celeron_type
         je
                                               ; Is L2 >= 1M
                  al, 44h
         cmp
                  print_pentiumiixeon_type
         jae
                  eax, 8
         rol
                  celeron_detect_ecx
         loop
                  eax, dword ptr _cache_edx
         mov
         mov
celeron_detect_edx:
                  al, 40h
                                              ; Is it no L2
         cmp
                  print_celeron_type
         je
                                               ; Is L2 >= 1M
                  al, 44h
         cmp
                  print_pentiumiixeon_type
         jae
                  eax, 8
         rol
                  celeron_detect_edx
         loop
                  dx, offset pentiumiixeon_m5_msg
         mov
                  eax, dword ptr _cpu_signature
         mov
                  eax, 4
         shr
         and
                  eax, 0fh
                                               ; isolate model
                  eax, 5
         cmp
                  print_common
         je
                  dx, offset pentiumiii_msg
         mov
                  print_common
         jmp
print_celeron_type:
                  dx, offset celeron_msg
         mov
                  print_common
         jmp
print_pentiumiixeon_type:
         mov
                  dx, offset pentiumiixeon_msg
         mov
                  ax, word ptr _cpu_signature
         shr
                  ax, 4
         and
                  eax, 0fh
                                               ; isolate model
                  eax, 5
         cmp
                  print_common
         je
                  dx, offset pentiumiiixeon_msg
         mov
                  print_common
         jmp
print_celeronmodel6_type:
                                               ; if 6 & model 6, print Intel Celeron
                  eax, 6
         cmp
                                               ; processor, model 6
                  print_pentiumiiimodel8_type
         jne
                  dx, offset celeronmodel6_msg
         mov
         jmp
                  print_common
print_pentiumiiimodel8_type:
                  eax, 8
                                               ; Pentium III processor, model 8, or
         cmp
                                               ; Pentium III Xeon processor, model 8
         jb
                  print_unknown_type
                  eax, dword ptr _features_ebx
         mov
                  al, 0
                                              ; Is brand_id supported?
         cmp
                  print_unknown_type
         je
```



```
di, offset brand_table
                                               ; Setup pointer to brand_id table
         mov
                   cx, brand_table_size
                                               ; Get maximum entry count
         mov
next_brand:
                   al, byte ptr [di]
                                               ; Is this the brand reported by the processor
         cmp
                   brand_found
         je
         add
                   di, sizeof brand_entry
                                               ; Point to next Brand Defined
         loop
                   next_brand
                                               ; Check next brand if the table is not exhausted
         jmp
                   print_unknown_type
brand_found:
         mov
                   eax, dword ptr _cpu_signature
                   eax, 06B1h
                                               ; Check for Pentium III, model B, stepping 1
         cmp
                   not_b1_celeron
         jne
                   dx, offset celeron_brand
                                               ; Assume this is a the special case (see Table 9)
         mov
                                               ; Is this a B1 Celeron?
         cmp
                   byte ptr[di], 3
                   print_common
         je
not_b1_celeron:
                   eax, 0F13h
         cmp
         jae
                   not_xeon_mp
                                               ; Early "Intel(R) Xeon(R) processor MP"?
                   dx, offset xeon_mp_brand
         mov
         cmp
                   byte ptr [di], 0Bh
                   print_common
         je
         mov
                   dx, offset xeon_brand
                                               ; Early "Intel(R) Xeon(R) processor"?
                   byte ptr[di], 0Eh
         cmp
                   print_common
         je
not_xeon_mp:
                   dx, word ptr [di+1]
                                               ; Load DX with the offset of the brand string
         mov
         jmp
                   print_common
print_unknown_type:
                   dx, offset unknown_msg
                                               ; if neither, print unknown
         mov
print_common:
                   ah, 9h
         mov
         int
                   21h
; print family, model, and stepping
print_family:
                   al, _cpu_type
         mov
         ASC_MSG
                            family_msg
                                               ; print family msg
                   eax, dword ptr _cpu_signature
         mov
                   ah, 0fh
         and
                                               ; Check for Extended Family
         cmp
                   ah, 0fh
                   print_model
         jne
                   dx, offset ext_fam_msg
         mov
                   ah, 9h
         mov
                   21h
         int
                   eax, 20
         shr
                   ah, al
                                               ; Copy extended family into ah
         mov
         shr
                   al, 4
```



```
ax, 0f0fh
         and
         add
                   ah, '0'
                                               ; Convert upper nibble to ascii
                  al, '0'
                                               ; Convert lower nibble to ascii
         add
         push
                  ax
                  dl, al
         mov
                  ah, 2
         mov
                   21h
                                               ; print upper nibble of ext family
         int
                   ax
         pop
                  dl, ah
         mov
                  ah, 2
         mov
                   21h
         int
                                               ; print lower nibble of ext family
print_model:
                  eax, dword ptr _cpu_signature
         mov
         shr
                  ax, 4
                  al, 0fh
         and
         ASC_MSG
                            model_msg
                                               ; print model msg
         mov
                  eax, dword ptr _cpu_signature
                                               ; Check for Extended Model
                   al, 0f0h
         and
                   ah, 0f0h
         cmp
                   print_stepping
         jne
                   dx, offset ext_mod_msg
         mov
         mov
                   ah, 9h
                   21h
         int
                  eax, 16
         shr
                  al, 0fh
         and
                  al, '0'
                                               ; Convert extended model to ascii
         add
                   dl, al
         mov
                  ah, 2
         mov
                   21h
                                               ; print lower nibble of ext family
         int
print_stepping:
         mov
                   eax, dword ptr _cpu_signature
         and
                  al, 0fh
         ASC_MSG
                            stepping_msg
                                               ; print stepping msg
print_upgrade:
                  eax, dword ptr _cpu_signature
         mov
         test
                  ax, 1000h
                                               ; check for turbo upgrade
                  check_dp
         jz
                   dx, offset turbo_msg
         mov
                  ah, 9h
         mov
                  21h
         int
                   print_features
         jmp
check_dp:
                  ax, 2000h
         test
                                               ; check for dual processor
                   print_features
         jz
                   dx, offset dp_msg
         mov
                  ah, 9h
         mov
         int
                   21h
print_features:
                  eax, dword ptr _features_edx
         mov
         and
                   eax, FPU_FLAG
                                               ; check for FPU
                   check_VME
         jz
                   dx, offset fpu_msg
         mov
```



```
ah, 9h
        mov
        int
                 21h
check_VME:
                 eax, dword ptr _features_edx
        mov
                 eax, VME_FLAG
                                           ; check for VME
        and
                 check_DE
        jΖ
                 dx, offset vme_msg
        mov
                 ah, 9h
        mov
        int
                 21h
check_DE:
                 eax, dword ptr _features_edx
        mov
        and
                 eax, DE_FLAG
                                          ; check for DE
                 check_PSE
        jz
                 dx, offset de_msg
        mov
                 ah, 9h
        mov
        int
                 21h
check_PSE:
                 eax, dword ptr _features_edx
        mov
        and
                 eax, PSE_FLAG
                                           ; check for PSE
                 check\_TSC
        jz
        mov
                 dx, offset pse_msg
                 ah, 9h
        mov
        int
                 21h
check_TSC:
                 eax, dword ptr _features_edx
        mov
                 eax, TSC_FLAG
                                           ; check for TSC
        and
                 check\_MSR
        jz
                 dx, offset tsc_msg
        mov
                 ah, 9h
        mov
        int
                 21h
check_MSR:
                 eax, dword ptr _features_edx
        mov
        and
                 eax, MSR_FLAG
                                          ; check for MSR
                 check_PAE
        jΖ
                 dx, offset msr_msg
        mov
                 ah, 9h
        mov
                 21h
        int
check_PAE:
                 eax, dword ptr _features_edx
        mov
        and
                 eax, PAE_FLAG
                                           ; check for PAE
                 check_MCE
        jz
                 dx, offset pae_msg
        mov
                 ah, 9h
        mov
        int
                 21h
check_MCE:
        mov
                 eax, dword ptr _features_edx
        and
                 eax, MCE_FLAG
                                          ; check for MCE
                 check_CX8
        jz
                 dx, offset mce_msg
        mov
                 ah, 9h
        mov
                 21h
        int
```



```
check_CX8:
                 eax, dword ptr _features_edx
        mov
                 eax, CX8_FLAG
                                           ; check for CMPXCHG8B
        and
                 check_APIC
        jz
                 dx, offset cx8_msg
        mov
                 ah, 9h
        mov
                 21h
        int
check_APIC:
        mov
                 eax, dword ptr _features_edx
        and
                 eax, APIC_FLAG
                                          ; check for APIC
        jΖ
                 check_SEP
                 dx, offset apic_msg
        mov
                 ah, 9h
        mov
                 21h
        int
check_SEP:
                 eax, dword ptr _features_edx
        mov
                 eax, SEP_FLAG
                                           ; Check for Fast System Call
        and
                 check_MTRR
        jz
        cmp
                 _cpu_type, 6
                                           ; Determine if Fast System
        jne
                 print_sep
                                           ; Calls are supported.
                 eax, dword ptr _cpu_signature
        mov
                 al, 33h
        cmp
        jb
                 print_no_sep
print_sep:
                 dx, offset sep_msg
        mov
                 ah, 9h
        mov
                 21h
        int
                 check_MTRR
        jmp
print_no_sep:
                 dx, offset \ no\_sep\_msg
        mov
                 ah, 9h
        mov
        int
                 21h
check_MTRR:
                 eax, dword ptr _features_edx
         mov
                 eax, MTRR_FLAG
                                           ; check for MTRR
        and
                 check_PGE
        jz
                 dx, offset mtrr_msg
        mov
                 ah, 9h
        mov
        int
                 21h
check_PGE:
                 eax, dword ptr _features_edx
        mov
                 eax, PGE_FLAG
        and
                                     ; check for PGE
                 check_MCA
        jΖ
                 dx, offset pge_msg
        mov
                 ah, 9h
        mov
                 21h
        int
check_MCA:
                 eax, dword ptr _features_edx
        mov
```



```
eax, MCA_FLAG
                                           ; check for MCA
        and
                 check_CMOV
        jz
                 dx, offset mca_msg
        mov
                 ah, 9h
        mov
                 21h
        int
check_CMOV:
                 eax, dword ptr _features_edx
        mov
        and
                 eax, CMOV_FLAG
                                                    ; check for CMOV
                 check_PAT
        jΖ
                 dx, offset cmov_msg
        mov
                 ah, 9h
        mov
        int
                 21h
check_PAT:
                 eax, dword ptr _features_edx
        mov
                 eax, PAT_FLAG
        and
                 check_PSE36
        jz
                 dx, offset pat_msg
        mov
                 ah, 9h
        mov
                 21h
        int
check_PSE36:
        mov
                 eax, dword ptr _features_edx
        and
                 eax, PSE36_FLAG
                 check_PSNUM
        jz
                 dx, offset pse36_msg
        mov
                 ah, 9h
        mov
                 21h
        int
check_PSNUM:
                 eax, dword ptr _features_edx
        mov
                 eax, PSNUM_FLAG
                                           ; check for processor serial number
        and
                 check_CLFLUSH
        jz
                 dx, offset psnum_msg
        mov
                 ah, 9h
        mov
                 21h
        int
check_CLFLUSH:
        mov
                 eax, dword ptr _features_edx
                 eax, CLFLUSH_FLAG
        and
                                           ; check for Cache Line Flush
                 check_DTS
        įΖ
                 dx, offset clflush_msg
        mov
                 ah, 9h
        mov
        int
                 21h
check_DTS:
        mov
                 eax, dword ptr _features_edx
                 eax, DTS_FLAG
        and
                                          ; check for Debug Trace Store
                 check_ACPI
        jz
                 dx, offset dts_msg
        mov
                 ah, 9h
        mov
        int
                 21h
check_ACPI:
                 eax, dword ptr _features_edx
        mov
                 eax, ACPI_FLAG
                                           ; check for processor serial number
        and
                 check_MMX
        jz
```



```
dx, offset acpi_msg
         mov
                  ah, 9h
         mov
                  21h
        int
check_MMX:
                  eax, dword ptr _features_edx
        mov
        and
                  eax, MMX_FLAG
                                             ; check for MMX technology
                 check_FXSR
        jz
                  dx, offset mmx_msg
        mov
                  ah, 9h
        mov
                  21h
        int
check_FXSR:
                  eax, dword ptr _features_edx
        mov
                  eax, FXSR_FLAG
        and
                                            ; check for FXSR
                 check_SSE
        jz
                  dx, offset fxsr_msg
        mov
        mov
                  ah, 9h
        int
                  21h
check_SSE:
                  eax, dword ptr _features_edx
        mov
                 eax, SSE_FLAG
        and
                                            ; check for Streaming SIMD
         jz
                 check_SSE2
                                             ; Extensions
                  dx, offset sse_msg
        mov
                  ah, 9h
        mov
                  21h
        int
check_SSE2:
        mov
                  eax, dword ptr _features_edx
                                             ; check for Streaming SIMD
        and
                  eax, SSE2_FLAG
                 check\_SS
                                             ; Extensions 2
        jz
                  dx, offset sse2_msg
        mov
                  ah, 9h
        mov
        int
                  21h
check_SS:
                  eax, dword ptr _features_edx
         mov
        and
                 eax, SS_FLAG
                                            ; check for Self Snoop
                 check_HTT
        jz
                  dx, offset ss_msg
        mov
                 ah, 9h
        mov
                  21h
        int
check_HTT:
        mov
                  eax, dword ptr _features_edx
        and
                  eax, HTT_FLAG
                                             ; check for Hyper-Thread Technology
                 check_IA64
        jz
                 eax, dword ptr _features_ebx
        mov
                 eax, 16
        shr
                                             ; Place the logical processor count in AL
                                             ; clear AH.
                  ah, ah
        xor
                  ebx, dword ptr _dcp_cache_eax
        mov
                  ebx, 26
                                             ; Place core count in BL (originally in EAX[31:26])
        shr
                  bx, 3Fh
                                             ; clear BL preserving the core count
         and
                 bl
        inc
                 bl
        div
                  al, 2
        cmp
```



```
jl
                 check_IA64
                  dx, offset htt_msg
                                            ; Supports HTT
        mov
                  ah, 9h
        mov
                  21h
        int
check_IA64:
        mov
                  eax, dword ptr _features_edx
        and
                 eax, IA64_FLAG
                                            ; check for IA64 capabilites
                 check_TM
        jΖ
                 dx, offset ia64_msg
        mov
                 ah, 9h
        mov
        int
                  21h
check_TM:
                  eax, dword ptr _features_edx
        mov
                  eax, TM_FLAG
                                            ; check for Thermal Monitor
        and
                 check_PBE
        jz
                  dx, offset tm_msg
        mov
                 ah, 9h
        mov
                  21h
        int
check_PBE:
        mov
                  eax, dword ptr _features_edx
                 eax, PBE_FLAG
        and
                                            ; check for Pending Break Event
                 check_sse3
        jz
                 dx, offset pbe_msg
        mov
                  ah, 9h
        mov
                  21h
        int
check_sse3:
                  eax, dword ptr _features_ecx
        mov
                  eax, SSE3_FLAG
                                            ; check for SSE3 instructions
        and
                 check_monitor
        jz
                 dx, offset sse3_msg
        mov
                 ah, 9h
        mov
                  21h
        int
check_monitor:
        mov
                 eax, dword ptr _features_ecx
        and
                 eax, MONITOR_FLAG
                                            ; check for monitor/mwait instructions
                 check_ds_cpl
        jz
                  dx, offset monitor_msg
        mov
                 ah, 9h
        mov
                  21h
        int
check_ds_cpl:
        mov
                  eax, dword ptr _features_ecx
                 eax, DS_CPL_FLAG
        and
                                            ; check for Debug Store extensions qualified by CPL
                 check_EIST
        jz
                 dx, offset ds_cpl_msg
        mov
                 ah, 9h
        mov
        int
                  21h
check_EIST:
                  eax, dword ptr _features_ecx
        mov
                  eax, EIST_FLAG
                                            ; check for Enhanced SpeedStep Technology
        and
                  check_TM2
        jz
```



```
dx, offset eist_msg
        mov
                ah, 9h
        mov
        int
                21h
check_TM2:
                eax, dword ptr _features_ecx
        mov
                eax, TM2_FLAG
        and
                                         ; check for Thermal Monitor 2
                check_SSSE3
        jz
                dx, offset tm2_msg
        mov
                ah, 9h
        mov
                21h
        int
check_SSSE3:
                eax, dword ptr _features_ecx
        mov
                eax, SSSE3_FLAG
                                    ; check for SSSE3
        and
                check_CID
        jz
                dx, offset ssse3_msg
        mov
                ah, 9h
        mov
                21h
        int
check_CID:
                eax, dword ptr _features_ecx
        mov
                eax, CID_FLAG
                                   ; check for L1 Context ID
        and
        jΖ
                check_CX16
                dx, offset cid_msg
        mov
                ah, 9h
        mov
        int
                21h
check_CX16:
                eax, dword ptr _features_edx
        mov
                eax, CX16_FLAG
                                    ; check for CMPXCHG16B
        and
                check_XTPR
        jz
                dx, offset cx16_msg
        mov
                ah, 9h
        mov
        int
                21h
check_XTPR:
        mov
                eax, dword ptr _features_ecx
        and
                eax, XTPR_FLAG
                                   ; check for echo Task Priority
        jΖ
                check_DCA
                dx, offset xtpr_msg
        mov
                ah, 9h
        mov
                21h
        int
check_DCA:
                eax, dword ptr _features_ecx
        mov
        and
                eax, DCA_FLAG
                                   ; check for Direct Cache Access
                check_LAHF
        jz
                dx, offset dca_msg
        mov
                ah, 9h
        mov
        int
                21h
check_LAHF:
        mov
                eax, dword ptr _ext_funct_1_ecx
        and
                eax, LAHF_FLAG
                                          ; check for LAHF/SAHF instructions
                check_SYSCALL
        jz
                dx, offset LAHF_msg
        mov
                ah, 9h
        mov
```



```
int
                 21h
check_SYSCALL:
                 eax, dword ptr _ext_funct_1_edx
        mov
                 eax, SYSCALL_FLAG
        and
                                            ; check for SYSCALL/SYSRET instructions
                 check_XD
        jz
                 dx, offset syscall_msg
        mov
                 ah, 9h
        mov
        int
                 21h
check_XD:
                 eax, dword ptr _ext_funct_1_edx
        mov
                 eax, XD_FLAG
        and
                                            ; check for echo Task Priority
                 check_EM64T
        jz
                 dx, offset xd_bit_msg
        mov
                 ah, 9h
        mov
                 21h
        int
check_EM64T:
                 eax, dword ptr _ext_funct_1_edx
        mov
        and
                 eax, EM64T_FLAG
                                            ; check for echo Task Priority
                 end_print
        jz
                 dx, offset em64t_msg
        mov
                 ah, 9h
        mov
                 21h
        int
                 end_print
        jmp
not_GenuineIntel:
                 dx, offset not_intel
        mov
                 ah, 9h
        mov
                 21h
        int
end_print:
        mov
                 dx, offset cr_lf
                 ah, 9h
        mov
                 21h
        int
        ret
print
        endp
        end start
```



Example 5. Processor Identification Procedure in the C Language

/* FILENAME: CPUID3.C

```
/* Copyright (c) Intel Corporation 1994-2005
/* This program has been developed by Intel Corporation. Intel has
/* various intellectual property rights which it may assert under
                                                                            */
/* certain circumstances, such as if another manufacturer's
/* processor mis-identifies itself as being "GenuineIntel" when
/* the CPUID instruction is executed.
                                                                            */
/* Intel specifically disclaims all warranties, express or implied,
/* and all liability, including consequential and other indirect
/* damages, for the use of this program, including liability for
                                                                            */
/* infringement of any proprietary rights, and including the
                                                                            */
/* warranties of merchantability and fitness for a particular
                                                                            */
/* purpose. Intel does not assume any responsibility for any
                                                                            */
/* errors which may appear in this program nor any responsibility
/* to update it.
                                                                            */
*/
/* This program contains three parts:
                                                                            */
/* Part 1: Identifies CPU type in the variable _cpu_type:
/* Part 2: Identifies FPU type in the variable _fpu_type:
                                                                            */
/* Part 3: Prints out the appropriate message.
                                                                            */
/* This program has been tested with the Microsoft Developer Studio.
/* If this code is compiled with no options specified and linked
/* with the cpuid3a module, it correctly identifies the current
/* Intel 8086/8088, 80286, 80386, 80486, Pentium(R), Pentium(R) Pro,
/* Pentium(R) II, Pentium(R) II Xeon(R), Pentium(R) II OverDrive(R),
                                                                            */
/*\ Intel(R)\ Celeron(R),\ Pentium(R)\ III\ processors,\ Pentium(R)\ III\ Xeon(R)
                                                                            */
/* processors, Pentium(R) 4 processors and Intel(R) Xeon(R) processors
#define FPU_FLAG
                            0x0001
#define VME_FLAG
                            0x0002
#define DE_FLAG
                            0x0004
#define PSE_FLAG
#define TSC_FLAG
                            0x0008
                            0x0010
#define MSR_FLAG
                            0x0020
#define PAE_FLAG
                            0x0040
#define MCE_FLAG
                            0x0080
#define CX8_FLAG
                            0x0100
#define APIC_FLAG
                            0x0200
#define SEP_FLAG
                            0x0800
#define MTRR_FLAG
                            0x1000
#define PGE_FLAG
                            0x2000
#define MCA_FLAG
                            0x4000
#define CMOV_FLAG
                            0x8000
#define PAT_FLAG
                            0x10000
#define PSE36_FLAG
                            0x20000
#define PSNUM_FLAG
                            0x40000
#define CLFLUSH_FLAG
                            0x80000
#define DTS_FLAG
                            0x200000
#define ACPI_FLAG
                            0x400000
#define MMX_FLAG
                            0x800000
#define FXSR_FLAG
                            0x1000000
#define SSE_FLAG
                            0x2000000
#define SSE2_FLAG
                            0x4000000
#define SS_FLAG
                            0x8000000
#define HTT_FLAG
                            0x10000000
#define TM_FLAG
                            0x20000000
#define IA64_FLAG
                            0x40000000
```



```
#define PBE_FLAG
                                          0x80000000
#define SSE3_FLAG
                                          0x0001
#define MONITOR_FLAG
                                          0x0008
#define DS_CPL_FLAG
#define EIST_FLAG
                                          0x0010
                                          0x0080
#define TM2 FLAG
                                          0x0100
#define SSSE3_FLAG
                                          0x0200
#define CID_FLAG
                                          0x0400
#define CX16_FLAG
                                          0x2000
#define XTPR_FLAG
                                          0x4000
#define DCA_FLAG
                                          0x40000
#define LAHF_FLAG
                                          0x00000001
#define SYSCALL_FLAG
                                          0x00000800
#define XD FLAG
                                          0x00100000
#define EM64T_FLAG
                                          0x20000000
extern char cpu_type;
extern char fpu_type;
extern char cpuid_flag;
extern char intel_CPU;
extern char vendor_id[12];
extern long cpu_signature;
extern long features_ecx;
extern long features_edx;
extern long features_ebx;
extern long cache_eax;
extern long cache_ebx;
extern long cache_ecx;
extern long cache_edx;
extern long dcp_cache_eax;
extern long dcp_cache_ebx;
extern long dcp_cache_ecx;
extern long dcp_cache_edx;
extern char brand_string[48];
extern int brand_id;
long cache_temp;
long celeron_flag;
long pentiumxeon_flag;
struct brand_entry {
            brand_value;
   long
             *brand_string;
   char
#define brand_table_size 15
struct brand_entry brand_table[brand_table_size] = {
   0x01, "Genuine Intel(R) Celeron(R) processor", 0x02, "Genuine Intel(R) Pentium(R) III processor",
  0x02, Genuine Intel(R) Pentium(R) III processor, 0x03, "Genuine Intel(R) Pentium(R) III Xeon(R) processor", 0x04, "Genuine Intel(R) Pentium(R) III processor", 0x06, "Genuine Mobile Intel(R) Pentium(R) III Processor - M", 0x07, "Genuine Mobile Intel(R) Celeron(R) processor",
   0x08, "Genuine Intel(R) Pentium(R) 4 processor", 0x09, "Genuine Intel(R) Pentium(R) 4 processor",
  0x09, "Genuine Intel(R) Fernann(R) 4 processor, 
0x0A, "Genuine Intel(R) Celeron(R) processor", 
0x0B, "Genuine Intel(R) Xeon(R) processor MP", 
0x0C, "Genuine Mobile Intel(R) Pentium(R) 4 Processor - M", 
0x0E, "Genuine Mobile Intel(R) Pentium(R) 4 processor - M",
  0x0E, "Genuine Mobile Intel(R) Pentuln(R) 4 Processor - 0x0F, "Genuine Mobile Intel(R) Celeron(R) processor", 0x11, "Mobile Genuine Intel(R) processor", 0x12, "Genuine Mobile Intel(R) Celeron(R) M processor", 0x13, "Genuine Mobile Intel(R) Celeron(R) processor",
   0x14, "Genuine Intel(R) Celeron(R) processor",
```



```
0x15, " Mobile Genuine Intel(R) processor",
0x16, " Genuine Intel(R) Pentium(R) M processor"
0x17, " Genuine Mobile Intel(R) Celeron(R) processor",
int main() {
  get_cpu_type();
  get_fpu_type();
  print();
  return(0);
int print() {
  int brand_index = 0;
  printf("This system has a");
  if (cpuid_flag == 0) {
     switch (cpu_type) {
     case 0:
        printf("n 8086/8088 processor");
if (fpu_type) printf(" and an 8087 math coprocessor");
        break;
     case 2:
        printf("n 80286 processor");
        if (fpu_type) printf(" and an 80287 math coprocessor");
        break;
     case 3:
        printf("n 80386 processor");
        if (fpu_type == 2)
           printf(" and an 80287 math coprocessor");
        else if (fpu_type)
          printf(" and an 80387 math coprocessor");
        break;
     case 4:
        if (fpu_type)
          printf("n 80486DX, 80486DX2 processor or 80487SX math coprocessor");
          printf("n 80486SX processor");
        break;
     default:
        printf("n unknown processor");
  else {
  /* using cpuid instruction */
     if (intel_CPU) {
        if (brand_string[0]) {
           brand_index = 0;
           while ((brand_string[brand_index] == ' ') && (brand_index < 48))
             brand_index++;
           if (brand_index != 48)
printf(" %s", &brand_string[brand_index]);
        else if (cpu_type == 4) {
           switch ((cpu_signature>>4) & 0xf) {
           case 0:
           case 1:
             printf(" Genuine Intel486(TM) DX processor");
             break;
           case 2:
             printf(" Genuine Intel486(TM) SX processor");
             break;
             printf(" Genuine IntelDX2(TM) processor");
             break;
             printf(" Genuine Intel486(TM) processor");
```



```
break;
  case 5:
     printf(" Genuine IntelSX2(TM) processor");
     break:
  case 7:
     printf(" Genuine Write-Back Enhanced \
       IntelDX2(TM) processor");
  case 8:
     printf(" Genuine IntelDX4(TM) processor");
     break;
  default:
     printf(" Genuine Intel486(TM) processor");
else if (cpu_type == 5)
  printf(" Genuine Intel Pentium(R) processor");
else if ((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 1))
printf(" Genuine Intel Pentium(R) Pro processor");
else if ((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 3)) printf(" Genuine Intel Pentium(R) II processor, model 3");
else if (((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 5)) ||
       ((cpu\_type == 6) \&\& (((cpu\_signature >> 4) \& 0xf) == 7)))
  celeron_flag = 0;
  pentiumxeon_flag = 0;
  cache_temp = cache_eax & 0xFF000000;
  if (cache_temp == 0x40000000)
     celeron_flag = 1;
  if ((cache_temp \geq 0x44000000) && (cache_temp \leq 0x45000000))
     pentiumxeon_flag = 1;
  cache_temp = cache_eax & 0xFF0000;
  if (cache_temp == 0x400000)
     celeron_flag = 1;
  if ((cache_temp \ge 0x440000) && (cache_temp \le 0x450000))
     pentiumxeon_flag = 1;
  cache_temp = cache_eax & 0xFF00;
  if (cache_temp == 0x4000)
     celeron_flag = 1;
  if ((cache\_temp >= 0x4400) && (cache\_temp <= 0x4500))
     pentiumxeon_flag = 1;
  cache_temp = cache_ebx & 0xFF000000;
  if (cache_temp == 0x40000000)
     celeron_flag = 1;
  if ((cache_temp \ge 0x44000000) && (cache_temp \le 0x45000000))
     pentiumxeon_flag = 1;
  cache_temp = cache_ebx & 0xFF0000;
  if (cache_temp == 0x400000)
     celeron_flag = 1;
  if ((cache_temp \geq 0x440000) && (cache_temp \leq 0x450000))
     pentiumxeon_flag = 1;
  cache\_temp = cache\_ebx & 0xFF00;
  if (cache_temp == 0x4000)
     celeron_flag = 1;
  if ((cache\_temp >= 0x4400) && (cache\_temp <= 0x4500))
     pentiumxeon_flag = 1;
  cache_temp = cache_ebx & 0xFF;
  if (cache_temp == 0x40)
     celeron_flag = 1;
  if ((cache\_temp >= 0x44) && (cache\_temp <= 0x45))
     pentiumxeon_flag = 1;
```



```
cache_temp = cache_ecx & 0xFF000000;
if (cache_temp == 0x40000000)
  celeron_flag = 1;
if ((cache_temp >= 0x44000000) && (cache_temp <= 0x45000000))
  pentiumxeon_flag = 1;
cache_temp = cache_ecx & 0xFF0000;
if (cache_temp == 0x400000)
  celeron_flag = 1;
if ((cache_temp \ge 0x440000) && (cache_temp \le 0x450000))
  pentiumxeon_flag = 1;
cache_temp = cache_ecx & 0xFF00;
if (cache_temp == 0x4000)
  celeron_flag = 1;
if ((cache\_temp >= 0x4400) && (cache\_temp <= 0x4500))
  pentiumxeon_flag = 1;
cache_temp = cache_ecx & 0xFF;
if (cache_temp == 0x40)
  celeron_flag = 1;
if ((cache\_temp >= 0x44) && (cache\_temp <= 0x45))
  pentiumxeon_flag = 1;
cache_temp = cache_edx & 0xFF000000;
if (cache_temp == 0x40000000)
  celeron_flag = 1;
if ((cache_temp \ge 0x44000000) && (cache_temp \le 0x45000000))
  pentiumxeon_flag = 1;
cache_temp = cache_edx & 0xFF0000;
if (cache_temp == 0x400000)
  celeron_flag = 1;
if ((cache_temp >= 0x440000) && (cache_temp <= 0x450000))
  pentiumxeon_flag = 1;
cache\_temp = cache\_edx & 0xFF00;
if (cache_temp == 0x4000)
  celeron_flag = 1;
if ((cache\_temp >= 0x4400) && (cache\_temp <= 0x4500))
  pentiumxeon_flag = 1;
cache_temp = cache_edx & 0xFF;
if (cache\_temp == 0x40)
  celeron_flag = 1;
if ((cache\_temp >= 0x44) && (cache\_temp <= 0x45))
  pentiumxeon_flag = 1;
if (celeron_flag == 1)
  printf(" Genuine Intel Celeron(R) processor, model 5");
else
  if (pentiumxeon\_flag == 1) {
     if (((cpu\_signature >> 4) \& 0x0f) == 5)
       printf(" Ğenuine Intel Pentium(R) II Xeon(R) processor");
       printf(" Genuine Intel Pentium(R) III Xeon(R) processor,");
       printf(" model 7");
  else {
     if (((cpu\_signature >> 4) \& 0x0f) == 5) {
       printf(" Genuine Intel Pentium(R) II processor, model 5 ");
       printf("or Intel Pentium(R) II Xeon(R) processor");
    else
       printf(" Genuine Intel Pentium(R) III processor, model 7");
printf(" or Intel Pentium(R) III Xeon(R) processor,");
       printf(" model 7");
```



```
}
  }
else if ((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 6))
  printf(" Genuine Intel Celeron(R) processor, model 6");
else if ((features_ebx & 0xff) != 0)
  while ((brand_index < brand_table_size) &&
     ((features_ebx & 0xff) != brand_table[brand_index].brand_value))
     brand_index++;
  if (brand_index < brand_table_size) {
     if ((cpu\_signature == 0x6B1) \&\&
       (brand_table[brand_index].brand_value == 0x3))
       printf(" Genuine Intel(R) Celeron(R) processor");
     else if ((cpu_signature < 0xF13) &&
       (brand\_table[brand\_index].brand\_value == 0x0B))
       printf(" Genuine Intel(R) Xeon(R) processor MP");
     else if ((cpu_signature < 0xF13) &&
       (brand\_table[brand\_index].brand\_value == 0x0E))
       printf(" Genuine Intel(R) Xeon(R) processor");
    else
       printf("%s", brand_table[brand_index].brand_string);
  else
    printf("n unknown Genuine Intel processor");
else
  printf("n unknown Genuine Intel processor");
printf("\nProcessor Family: %X", cpu_type);
if (cpu_type == 0xf)
  printf("\n Extended Family: %x",(cpu_signature>>20)&0xff); intf("\nModel: %X", (cpu_signature>>4)&0xf);
printf("\nModel:
if (((cpu_signature>>4) & 0xf) == 0xf)
  printf("\n Extended Model: %x",(cpu_signature>>16)&0xf);
printf("\nStepping:
                        %X\n", cpu_signature&0xf);
if (cpu_signature & 0x1000)
  printf("\nThe processor is an OverDrive(R) processor");
else if (cpu_signature & 0x2000)
  printf("\nThe processor is the upgrade processor in a dual processor system");
if (features_edx & FPU_FLAG)
  printf("\nThe processor contains an on-chip FPU");
if (features_edx & VME_FLAG)
  printf("\nThe processor supports Virtual Mode Extensions");
if (features_edx & DE_FLAG)
  printf("\nThe processor supports the Debugging Extensions");
if (features_edx & PSE_FLAG)
  printf("\nThe processor supports Page Size Extensions");
if (features_edx & TSC_FLAG)
  printf("\nThe processor supports Time Stamp Counter");
if (features edx & MSR FLAG)
  printf("\nThe processor supports Model Specific Registers");
if (features_edx & PAE_FLAG)
  printf("\nThe processor supports Physical Address Extension");
if (features_edx & MCE_FLAG)
  printf("\nThe processor supports Machine Check Exceptions");
if (features_edx & CX8_FLAG)
  printf("\nThe processor supports the CMPXCHG8B instruction");
if (features_edx & APIC_FLAG)
  printf("\nThe processor contains an on-chip APIC");
if (features_edx & SEP_FLAG) {
  if ((cpu\_type == 6) \&\& ((cpu\_signature \& 0xff) < 0x33))
    printf("\nThe processor does not support the Fast System Call");
    printf("\nThe processor supports the Fast System Call");
if (features_edx & MTRR_FLAG)
  printf("\nThe processor supports the Memory Type Range Registers");
if (features_edx & PGE_FLAG)
```



```
printf("\nThe processor supports Page Global Enable");
if (features_edx & MCA_FLAG)
  printf("\nThe processor supports the Machine Check Architecture");
if (features_edx & CMOV_FLAG)
  printf("\nThe processor supports the Conditional Move Instruction");
if (features edx & PAT FLAG)
  printf("\nThe processor supports the Page Attribute Table");
if (features_edx & PSE36_FLAG)
  printf("\nThe processor supports 36-bit Page Size Extension");
if (features_edx & PSNUM_FLAG)
  printf("\nThe processor supports the processor serial number");
if (features_edx & CLFLUSH_FLAG)
  printf("\nThe processor supports the CLFLUSH instruction");
if (features_edx & DTS_FLAG)
  printf("\nThe processor supports the Debug Trace Store feature");
if (features edx & ACPI FLAG)
  printf("\nThe processor supports ACPI registers in MSR space");
if (features_edx & MMX_FLAG)
  printf("\nThe processor supports Intel Architecture MMX(TM) technology");
if (features_edx & FXSR_FLAG)
  printf("\nThe processor supports the Fast floating point save and restore");
if (features_edx & SSE_FLAG)
  printf("\nThe processor supports the Streaming SIMD extensions to the Intel Architecture");
if (features_edx & SSE2_FLAG)
  printf("\nThe processor supports the Streaming SIMD extensions 2 instructions");
if (features_edx & SS_FLAG)
  printf("\nThe processor supports Self-Snoop");
if ((features_edx & HTT_FLAG) &&
  (((features\_ebx >> 16) \& 0x0FF) / (((dcp\_cache\_eax >> 26) \& 0x3F) + 1) > 1))
  printf("\nThe processor supports Hyper-Threading Technology");
if (features_edx & TM_FLAG)
  printf("\nThe processor supports the Thermal Monitor");
if (features_edx & IA64_FLAG)
  printf("\n\%s\n\%s", "The processor is a member of the Intel(R) Itanium(R) processor family ", "executing IA32 emulation mode");
if (features edx & PBE FLAG)
  printf("\nThe processor supports Pending Break Event signaling");
if (features_ecx & SSE3_FLAG)
  printf("\nThe processor supports the Streaming SIMD extensions 3 instructions");
if (features_ecx & MONITOR_FLAG)
  printf("\nThe processor supports the MONITOR and MWAIT instructions");
if (features_ecx & DS_CPL_FLAG)
  printf("\nThe processor supports Debug Store extensions for branch message storage by CPL");
if (features_ecx & EIST_FLAG)
  printf("\nThe processor supports Enhanced SpeedStep(TM) Technology");
if (features_ecx & TM2_FLAG)
  printf("\nThe processor supports the Thermal Monitor 2");
if (features_ecx & SSSE3_FLAG)
  printf("\nThe processor supports the Supplemental Streaming SIMD extensions 3 instructions");
if (features ecx & CID FLAG)
  printf("\nThe processor supports L1 Data Cache Context ID");
 (features_ecx & CX16_FLAG)
  printf("\nThe processor supports the CMPXCHG16B instruction");
if (features_ecx & XTPR_FLAG)
  printf("\nThe processor supports transmitting TPR messages");
if (features_ecx & DCA_FLAG)
  printf("\nThe processor supports the Direct Cache Access feature");
if (ext_funct_1_ecx & LAHF_FLAG)
  printf("\nThe processor supports the LAHF & SAHF instructions");
if (ext_funct_1_edx & SYSCALL_FLAG)
  printf("\nThe processor supports the SYSCALL & SYSRET instructions");
if (ext_funct_1_edx & XD_FLAG)
  printf("\nThe processor supports the Execute Disable Bit ");
if (ext_funct_1_edx & EM64T_FLAG)
  printf("\nThe processor supports Intel(R) Extended Memory 64 Technology ");
printf("t least an 80486 processor. ");
```



```
printf("\nIt does not contain a Genuine Intel part and as a result, the ");
    printf("\nCPUID detection information cannot be determined at this time.");
}
printf("\n");
return(0);
```



Example 6. Instruction Extension Detection Using Exception Handlers

```
// FILENAME: FEATURES.CPP
// Copyright (c) Intel Corporation 2000-2005
// This program has been developed by Intel Corporation. Intel has
// various intellectual property rights which it may assert under
// certain circumstances, such as if another manufacturer's
// processor mis-identifies itself as being "GenuineIntel" when
// the CPUID instruction is executed.
// Intel specifically disclaims all warranties, express or implied,
// and all liability, including consequential and other indirect
// damages, for the use of this program, including liability for
// infringement of any proprietary rights, and including the
// warranties of merchantability and fitness for a particular
// purpose. Intel does not assume any responsibility for any
// errors which may appear in this program nor any responsibility
// to update it.
//
#include "stdio.h"
#include "string.h"
#include "excpt.h"
    // The follow code sample demonstrate using exception handlers to identify available IA-32 features,
    /\!/ The sample code Identifies IA-32 features such as support for Streaming SIMD Extensions 3,
    // Streaming SIMD Extensions 2 (SSE2), support for Streaming SIMD Extensions (SSE),
    // support for MMX (TM) instructions.
    // This technique can be used safely to determined IA-32 features and provide
    // forward compatibility to run optimally on future IA-32 processors.
    // Please note that the technique of trapping invalid opcodes is not suitable
    // for identifying the processor family and model.
int main(int argc, char* argv[])
    char sSupportSSE3[80]="Don't know";
    char sSupportSSE2[80]="Don't know";
    char sSupportSSE[80]="Don't know";
    char sSupportMMX[80]="Don't know";
    // To identify whether SSE3, SSE2, SSE, or MMX instructions are supported on an x86 compatible
    // processor in a fashion that will be compatible to future IA-32 processors,
    // The following tests are performed in sequence: (This sample code will assume cpuid
              instruction is supported by the target processor.)
    // 1. Test whether target processor is a Genuine Intel processor, if yes
    // 2. Test if executing an SSE3 instruction would cause an exception, if no exception occurs,
              SSE3 is supported; if exception occurs,
    // 3. Test if executing an SSE2 instruction would cause an exception, if no exception occurs,
              SSE2 is supported; if exception occurs,
    /\!/ 4. Test if executing an SSE instruction would cause an exception, if no exception occurs,
              SSE is supported; if exception occurs,
    // 5. Test if executing an MMX instruction would cause an exception, if no exception occurs,
              MMX instruction is supported,
    //
    //
              if exception occurs, MMX instruction is not supported by this processor.
    // For clarity, the following stub function "IsGenuineIntelProcessor()" is not shown in this example,
```



```
// The function "IsGenuineIntelProcessor()" can be adapted from the sample code implementation
// of the assembly procedure "_get_cpu_type". The purpose of this stub function is to examine
// whether the Vendor ID string, which is returned when executing
// cpuid instruction with EAX = 0, indicates the processor is a genuine Intel processor.
if (IsGenuineIntelProcessor())
    // First, execute an SSE3 instruction to see whether an exception occurs
           _asm {
                                          // this is an instruction available in SSE3
              haddpd xmm1, xmm2
              //_emit 0x66 __asm _emit 0x0F __asm _emit 0x7C __asm _emit 0xCA
         strcpy(&sSupportSSE3[0], "Yes");
                                                   // No exception executing an SSE3 instruction
     }
      _except( EXCEPTION_EXECUTE_HANDLER ) // SSE3 exception handler
         // exception occurred when executing an SSE3 instruction
         strcpy(&sSupportSSE3[0], "No");
     }
    // Second, execute an SSE2 instruction to see whether an exception occurs
     __try
           _asm {
                                          // this is an instruction available in SSE2
              paddq xmm1, xmm2
         strcpy(&sSupportSSE2[0], "Yes");
                                                   // No exception executing an SSE2 instruction
       _except( EXCEPTION_EXECUTE_HANDLER ) // SSE2 exception handler
         // exception occurred when executing an SSE2 instruction
         strcpy(&sSupportSSE2[0], "No");
     }
    // Third, execute an SSE instruction to see whether an exception occurs
    __try
         __asm {
              orps xmm1, xmm2 // this is an instruction available in SSE
              //_asm _emit 0x66 __asm _emit 0x0f __asm _emit 0x57 __asm _emit 0xc0
         strcpy(&sSupportSSE[0], "Yes"); // no exception executing an SSE instruction
     }
      _except( EXCEPTION_EXECUTE_HANDLER )
                                                             // SSE exception handler
         // exception occurred when executing an SSE instruction
         strcpy(&sSupportSSE[0], "No");
```

}



```
// Fourth, execute an MMX instruction to see whether an exception occurs
         __asm {
                      // this is an instruction available in MMX
             emms
                                            // no exception executing an MMX instruction
         strcpy(&sSupportMMX[0], "Yes");
      _except( EXCEPTION_EXECUTE_HANDLER )
                                                           // MMX exception handler
         // exception occurred when executing an MMX instruction
         strcpy(&sSupportMMX[0], "No");
    }
}
printf("This Processor supports the following instruction extensions: \n");
printf("SSE3 instruction: \t\t%s \n", &sSupportSSE3[0]);
printf("SSE2\ instruction: \t\t\%\ s\ \n", \&sSupportSSE2[0]);
printf("SSE instruction: \t\t%s \n", &sSupportSSE[0]);
printf("MMX instruction: \t\t%s \n", &sSupportMMX[0]);
return 0;
```



Example 7. Detecting Denormals-Are-Zero Support

Filename: DAZDTECT.ASM

Copyright (c) Intel Corporation 2001-2005

This program has been developed by Intel Corporation. Intel has various intellectual property rights which it may assert under certain circumstances, such as if another manufacturer's processor mis-identifies itself as being "GenuineIntel" when the CPUID instruction is executed.

Intel specifically disclaims all warranties, express or implied, and all liability, including consequential and other indirect damages, for the use of this program, including liability for infringement of any proprietary rights, and including the warranties of merchantability and fitness for a particular purpose. Intel does not assume any responsibility for any errors which may appear in this program nor any responsibility to update it.

This example assumes the system has booted DOS. This program runs in Real mode.

This program was assembled using MASM 6.14.8444.

This program performs the following 8 steps to determine if the processor supports the SSE/SSE2 DAZ mode.

- Step 1. Execute the CPUID instruction with an input value of EAX=0 and ensure the vendor-ID string returned is "GenuineIntel".
- Step 2. Execute the CPUID instruction with EAX=1. This will load the EDX register with the feature flags.
- Step 3. Ensure that the FXSR feature flag (EDX bit 24) is set.

 This indicates the processor supports the FXSAVE and FXRSTOR instructions.
- Step 4. Ensure that the XMM feature flag (EDX bit 25) or the EMM feature flag (EDX bit 26) is set. This indicates that the processor supports at least one of the SSE/SSE2 instruction sets and its MXCSR control register.
- Step 5. Zero a 16-byte aligned, 512-byte area of memory.

 This is necessary since some implementations of FXSAVE do not modify reserved areas within the image.
- Step 6. Execute an FXSAVE into the cleared area.
- Step 7. Bytes 28-31 of the FXSAVE image are defined to contain the MXCSR_MASK. If this value is 0, then the processor's MXCSR_MASK is 0xFFBF, otherwise MXCSR_MASK is the value of this dword.
- Step 8. If bit 6 of the MXCSR_MASK is set, then DAZ is supported.

.DOSSEG .MODEL small, c .STACK

; Data segment



.DATA

; Step 5.

; Clear the buffer that will be

buffer		DB	512+16 DUP (0)	
not_intel noSSEorSSE2 no_FXSAVE daz_mask_clear no_daz supports_daz		DB DB DB DB DB DB	"This is not an Genuine Intel processor.", 0Dh, 0Ah, "\$" "Neither SSE or SSE2 extensions are supported.", 0Dh, 0Ah, "\$" "FXSAVE not supported.", 0Dh, 0Ah, "\$" "DAZ bit in MXCSR_MASK is zero (clear).", 0Dh, 0Ah, "\$" "DAZ mode not supported.", 0Dh, 0Ah, "\$" "DAZ mode supported.", 0Dh, 0Ah, "\$"	
; Code segment				
	.CODE .686p .XMM			
dazdtect PROC NEAR				
	.startup			; Allow assembler to create code that ; initializes stack and data segment ; registers
; Step 1.				
;Verify Genuine Intel processor by checking CPUID generated vendor ID				
	mov cpuid	eax, 0		
	cmp jne cmp jne cmp jne	edx, 'Ien notIntelp ecx, 'letr	orocessor i' orocessor	; Compare first 4 letters of Vendor ID ; Jump if not Genuine Intel processor ; Compare next 4 letters of Vendor ID ; Jump if not Genuine Intel processor ; Compare last 4 letters of Vendor ID ; Jump if not Genuine Intel processor
; Step 2, 3, and 4				
	; Get CPU feature flags ; Verify FXSAVE and either SSE or ; SSE2 are supported			
	mov	eax, 1		
	cpuid bt jnc	edx, 24t noFxsav	e	; Feature Flags Bit 24 is FXSAVE support ; jump if FXSAVE not supported
	bt jc	edx, 25t sse_or_s	se2_supported	; Feature Flags Bit 25 is SSE support ; jump if SSE is not supported
	bt jnc	edx, 26t no_sse_s	sse2	; Feature Flags Bit 26 is SSE2 support ; jump if SSE2 is not supported
sse_or_sse2_supported:				
; FXSAVE requires a 16-byte aligned ; buffer so get offset into buffer				
	mov and add	bx, OFFSET buffer bx, 0FFF0h bx, 16t		; Get offset of the buffer into bx
			; DI is aligned at 16-byte boundary	



```
; used for FXSAVE data
        push
                  ds
                 es
         pop
                  di, bx
         mov
        xor
                 ax, ax
                  cx, 512/2
        mov
        cld
                                             ; Fill at FXSAVE buffer with zeroes
                  stosw
        rep
; Step 6.
         fxsave
                 [bx]
; Step 7.
                  eax, DWORD PTR [bx][28t]; Get MXCSR_MASK
         mov
                  eax, 0
                                             ; Check for valid mask
        cmp
                  check_mxcsr_mask
        jne
                  eax, 0FFBFh
                                             ; Force use of default MXCSR_MASK
        mov
check_mxcsr_mask:
; EAX contains MXCSR_MASK from FXSAVE buffer or default mask
; Step 8.
                  eax, 6t
                                             ; MXCSR_MASK Bit 6 is DAZ support
        bt
                  supported
                                             ; Jump if DAZ supported
        jc
        mov
                  dx, OFFSET daz_mask_clear
                  notSupported
        jmp
supported:
                  dx, OFFSET supports_daz
                                            ; Indicate DAZ is supported.
         mov
        jmp
notIntelProcessor:
                  dx, OFFSET not_intel
                                             ; Assume not an Intel processor
        mov
        jmp
no_sse_sse2:
                  dx, OFFSET noSSEorSSE2 ; Setup error message assuming no SSE/SSE2
                  notSupported
        jmp
noFxsave:
                  dx, OFFSET no_FXSAVE
         mov
notSupported:
                 ah, 09h
                                             ; Execute DOS print string function
         mov
                  21h
        int
        mov
                  dx, OFFSET no_daz
print:
                  ah, 09h
         mov
                                             ; Execute DOS print string function
                 21h
        int
exit:
                                             ; Allow assembler to generate code
         .exit
                                             ; that returns control to DOS
        ret
dazdtect ENDP
         END
```



Example 8. Frequency Calculation

Filename: CPUFREQ.ASM

Copyright(c) 2003 - 2006 by Intel Corporation

This program has been developed by Intel Corporation. Intel has various intellectual property rights which it may assert under certain circumstances, such as if another manufacturer's processor mis-identifies itself as being "GenuineIntel" when the CPUID instruction is executed.

Intel specifically disclaims all warranties, express or implied, and all liability, including consequential and other indirect damages, for the use of this program, including liability for infringement of any proprietary rights, and including the warranties of merchantability and fitness for a particular purpose. Intel does not assume any responsibility for any errors which may appear in this program nor any responsibility to update it.

This example assumes the system has booted DOS. This program runs in Real mode.

This program was assembled using MASM 6.14.

This program performs the following 8 steps to determine the processor actual frequency.

Step 1. Execute the CPUID instruction with an input value of EAX=0 and ensure the vendor-ID string returned is "GenuineIntel".

Step 2. Execute the CPUID instruction with EAX=1 to load the EDX register with the feature flags.

Step 3. Ensure that the TSC feature flag (EDX bit 4) is set.

This indicates the processor supports the Time Stamp Counter and RDTSC instruction.

Step 4. Read the TSC at the beginning of the reference period

Step 5. Read the TSC at the end of the reference period.

Step 6. Compute the TSC delta from the beginning and ending of the reference period.

Step 7. Compute the actual frequency by dividing the TSC delta by the reference period.

.DOSSEG .MODEL small, pascal .STACK

include cpufreq.inc

SEG_BIOS_DATA_AREA EQU 040h
OFFSET_TICK_COUNT EQU 06ch
INTERVAL_IN_TICKS EQU 091t ; 18.2 * 5 seconds

PMG_PST_MCNT EQU 0E7h

; Code segment

.CODE .686p

;-----

; Function cpufreq

This function calculates the Actual and Rounded frequency of



```
; the processor.
; Input: None
Destroys: EAX, EBX, ECX, EDX
 Output: AX = Measured Frequency
                  BX = Reported Frequency
Assumes: Stack is available
cpufreq PROC NEAR
    localtscLoDword:DWORD, \
             tscHiDword:DWORD, \
             mhz:WORD, \
             Nearest66Mhz:WORD,\
             Nearest50Mhz:WORD,\
             delta66Mhz:WORD
; Step 1.
;Verify Genuine Intel processor by checking CPUID generated
; vendor ID
    mov
             eax, 0
    cpuid
             ebx, 'uneG'
                                             ; Check VendorID = GenuineIntel
    cmp
             exit
                                             ; not Genuine Intel processor
    jne
    cmp
             edx, 'Ieni'
    jne
             exit
             ecx, 'letn'
    cmp
    jne
             exit
; Step 2 and 3
    ; Get CPU feature flags
    ; Verify TSC is supported
    mov
             eax, 1
    cpuid
                                             ; Flags Bit 4 is TSC support
             edx, 4t
                                             ; jump if TSC not supported
    jnc
             exit
             eax, 0FFF3FF0h
    and
             eax, 000006F0h
    cmp
    je
             _4a_to_5a
    push\,SEG\_BIOS\_DATA\_AREA
    pop
             si, OFFSET_TICK_COUNT
                                             ; The BIOS tick count updates
    mov
             ebx, DWORD PTR es:[si]
                                             ; ~ 18.2 times per second.
    mov
wait_for_new_tick:
             ebx, DWORD PTR es:[si]
                                             ; Wait for tick count change
    cmp
             wait_for_new_tick
    je
    ; **Timed interval starts**
    ; Read CPU time stamp
    rdtsc
                                             ; Read & save TSC immediately
             tscLoDword, eax
                                             ; after a tick
    mov
             tscHiDword, edx
    mov
```



```
; Set time delay value ticks.
             ebx, INTERVAL_IN_TICKS + 1
wait_for_elapsed_ticks:
             ebx, DWORD PTR es:[si]
                                              ; Have we hit the delay?
    cmp
             wait_for_elapsed_ticks
    jne
; Step 5
    ; **Time interval ends**
    ; Read CPU time stamp immediately after tick delay reached.
step_6:
; Step 6
    sub
             eax, tscLoDword
                                              ; Calculate TSC delta from
             edx, tscHiDword
                                              ; beginning to end of
                                              ; interval
    jmp
             step_7
_4a_to_5a:
             ecx, PMG_PST_MCNT
                                              ; MSR containing C0_MCNT
    mov
             eax, eax
    xor
             edx, edx
    xor
    push SEG_BIOS_DATA_AREA
    pop
                                              ; The BIOS tick count updates
             si, OFFSET TICK COUNT
    mov
             ebx, DWORD PTR es:[si]
                                              ; \sim 18.2 times per second.
    mov
wait_for_new_tick_4a:
             ebx, DWORD PTR es:[si]
                                              ; Wait for tick count change
    cmp
    je
             wait_for_new_tick_4a
; Step 4a
    ; **Timed interval starts**; Zero the C0_MCNT
                                              ; Write 0 to C0_MCNT timer
    wrmsr
    ; Set time delay value ticks.
             ebx, INTERVAL_IN_TICKS + 1
elapsed_ticks_4a:
             ebx, DWORD PTR es:[si]
                                              ; Have we hit the delay?
    cmp
    jne
             elapsed_ticks_4a
; Step 5a
    ; **Time interval ends**
    ; Read C0_MCNT immediately after tick delay reached.
    rdmsr
; Step 7
    54945 = (1 / 18.2) * 1,000,000 This adjusts for MHz.
    ; 54945*INTERVAL_IN_TICKS adjusts for number of ticks in
; interval
step_7:
    mov
             ebx, 54945*INTERVAL_IN_TICKS
    div ebx
```



```
; ax contains measured speed in MHz
              mhz, ax
    mov
; Find nearest full/half multiple of 66/133 MHz
              dx, dx
    mov
              ax, mhz
              bx, 3t
    mov
    mul
              ax, 100t
    add
              bx, 200t
    mov
    div
              bx
              bx
    mul
              dx, dx
    xor
              bx, 3
    mov
    div
; ax contains nearest full/half multiple of 66/100 MHz
    mov
              Nearest66Mhz, ax
    sub
              ax, mhz
              delta66
    jge
    neg
              ax
                                                ; ax = abs(ax)
delta66:
    ; ax contains delta between actual and nearest 66/133 multiple
              Delta66Mhz, ax
    ; Find nearest full/half multiple of 100 MHz
              dx, dx
    xor
              ax, mhz
    mov
              ax, 25t
    add
              bx, 50t
    mov
              bx
    div
    mul
    ; ax contains nearest full/half multiple of 100 MHz
              Nearest50Mhz, ax
    mov
    sub
              ax, mhz
    jge
              delta50
    neg
                                                ; ax = abs(ax)
delta50:
    ; ax contains delta between actual and nearest 50/100\ MHz
; multiple
              bx, Nearest50Mhz
    mov
              ax, Delta66Mhz
    cmp
              use Nearest 50 Mhz \\
    jb
    mov
              bx, Nearest66Mhz
    ; Correction for 666 MHz (should be reported as 667 MHZ)
              bx, 666
    cmp
    jne
              correct666
    inc
              hx
correct666:
useNearest50MHz:
    ; bx contains nearest full/half multiple of 66/100/133 MHz
exit:
                                                ; Return the measured
    mov
              ax, mhz
                                                ; frequency in AX
```



```
ret
cpufreq ENDP
        END
; Procedure
                 wordToDec
        This routine will convert a word value into a 5 byte decimal
        ascii string.
         decAddr = address to 5 byte location for converted string
; Input:
                      (near address assumes DS as segment)
        hexData = word value to be converted to hex ascii
; Destroys: ax, bx, cx
; Output:
                  5 byte converted hex string
                 Stack is available
; Assumes:
wordToDec PROC NEAR PUBLIC uses es,
                  decAddr:WORD, hexData:WORD
        pusha
                  di, decAddr
        mov
        push
                  @data
                                                      ; ES:DI -> 5-byte converted string
        pop
                  es
                  ax, hexData
        mov
                  dx, dx
        xor
                  bx, 10000t
        mov
        div
                  bx
                  ax, 30h
        add
        stosb
                  ax, dx
        mov
                  dx, dx
        xor
                  bx, 1000t
        mov
        div
                  bx
                  ax, 30h
        add
        stosb
                  ax, dx
        mov
                  dx, dx
         xor
                  bx, 100t
        mov
        div
                  bx
        add
                  ax, 30h
        stosb
                  ax, dx
        mov
                  dx, dx
        xor
        mov
                  bx, 10t
        div
                  bx
                  ax, 30h
        add
        stosb
```



mov ax, dx add ax, 30h

stosb

popa ret

wordToDec ENDP

END