

# INTRODUCTION TO PROCESSOR ARCHITECTURE FINAL PROJECT REPORT

IMPLEMENTATION OF Y86-64 PIPELINED PROCESSOR.

BY TEAM: COOLZ


Souvik Karfa (2020102051) Yellapragada Sri Krishna Sarat Chandra (2021122002)

# Table Of Contents

PIPE	LINED IMPLEMENTATION:	4
	DEFINE THE MODULE PIPE (FOR PIPELINED IMPLEMENTATION)	5
	INTEGRATION OF MODULES	6
	INTEGRATE THE PIPELINE CONTROL LOGIC MODULE	7
	UPDATE THE PIPELINE REGISTERS	8
	TESTBENCH:	. 10
FETO	CH MODULE:	. 11
	DEFINE THE FETCH MODULE	. 12
	CHECK THE INSTRUCTION VALIDITY	. 12
	SELECT PC MODULE	. 13
	PREDICT PC MODULE	. 13
	STATUS MODULE	. 14
DEC	ODE MODULE:	. 15
	SETUP THE REGISTER ARRAY	. 16
	UPDATING THE REGISTER FILE	. 16
	ASSIGN d_dstE	. 17
	ASSIGN d_srcA	. 17
	READING FROM THE REGISTERS	. 18
	SELECT+FWD A	. 19
	SELECT B:	. 20
EXE	CUTE MODULE:	. 21
	ASSIGN ALU VALUES:	. 22
	GET THE ALU'S FUNCTION:	. 23
	DECIDE SET_CC:	. 23
	SETUP CONDITION CODE REGISTERS:	. 24
	GET THE DESTINATION VALUE:	. 25
MEN	ORY MODULE:	. 26
	INITIATING THE DATA MEMORY:	. 27
	WRITE BLOCK:	. 27
	READ BLOCK:	. 28
	SELECT ADDRESS:	. 28

GENERATE dmem_error:	29
WRITE BACK TO MEMORY:	29
SET THE STATUS:	30
GET valM:	30
PIPELINE CONTROL LOGIC:	31
PREDICT HAZARD:	31
GENERATE STALLS AND BUBBLES:	32
TEST CODE AND OUTPUTS:	36
LINE 1:	36
LINE 2:	37
LINE 3:	38
LINE 4 & 5:	39
LINE 6, 7, 8:	40
LINE 9:	41
LINE 10 & so on	42

# PIPELINED IMPLEMENTATION:



# DEFINE THE MODULE PIPE (FOR PIPELINED IMPLEMENTATION):

The processor takes clock and instruction memory as the inputs and keeps giving out the status as the output. Here, the instruction memory is given as a text file.

The pipeline registers corresponding to different modules are initiated here. Given below is the implementation of E pipeline register:

```
// E pipeline register

reg [2:0] E_stat = 1;

reg [3:0] E_icode = 1;

reg [3:0] E_ifun = 0;

reg [63:0] E_valC = 0;

reg [63:0] E_valA = 0;

reg [63:0] E_valB = 0;

reg [3:0] E_dstE = 0;

reg [3:0] E_dstM = 0;

reg [3:0] E_srcA = 0;

reg [3:0] E_srcB = 0;
```

Wires for the outputs of different stages are also initiated here. Given below is the implementation of Decode stage output:

```
// Decode stage output
wire [2:0] d_stat;
wire [3:0] d_icode;
wire [3:0] d_ifun;
wire [63:0] d_valC;
wire [63:0] d_valA;
wire [63:0] d_valB;
wire [3:0] d_dstE;
wire [3:0] d_dstM;
wire [3:0] d_srcA;
wire [3:0] d_srcB;
```

#### INTEGRATION OF MODULES:

All the sub-modules are integrated in this block and initiated here. Given is an example of the initiation of the fetch module:

```
fetch f(
   // Inputs from F register
   .F predPC(F predPC),
   // Inputs forwarded from M register
   .M icode(M icode),
   .M Cnd(M Cnd),
    .M valA(M valA),
   // Inputs forwarded from W register
   .W icode(W icode),
    .W valM(W valM),
   // Outputs
   .f_stat(f_stat),
   .f_icode(f_icode),
   .f_ifun(f_ifun),
   .f_rA(f_rA),
   .f_rB(f_rB),
    .f valC(f valC),
    .f_valP(f_valP),
    .f predPC(f predPC)
);
```

```
PIPE_CON pip_con(
        // Inputs
        .D_icode(D_icode),
        .d srcA(d srcA),
        .d_srcB(d_srcB),
        .E icode(E icode),
        . E dstM(E dstM),
        .e_Cnd(e_Cnd),
        .M_icode(M_icode),
        .m_stat(m_stat),
        .W_stat(W_stat),
        // Outputs
        .W_stall(W_stall),
        .M_bubble(M_bubble),
        .E\_bubble(E\_bubble),
        .D_bubble(D_bubble),
        .D_stall(D_stall),
        .F_stall(F_stall)
    );
```


The registers updated at the positive edge of each clock cycle depending on the values of pipeline control signals of stall and bubble. Given below is an example of the implementation of D register update:

```
always @(posedge clk) begin
    if (D stall == 0) begin
       if (D bubble == 0) begin
           D stat <= f stat;
           D_icode <= f_icode;</pre>
           D ifun <= f ifun;
           D rA <= f rA;
           D rB <= f rB;
           D valC <= f valC;
           D valP <= f valP;
        end
        else begin
           D stat <= 1;
           D icode <= 1;</pre>
           D ifun <= 0;
           D rA <= 0;
           D rB <= 0;
           D_valC <= 0;
           D valP <= 0;
        end
    end
end
```

# **TESTBENCH:**

```
module tb();
   reg clk;
    wire [2:0] Stat;
   PIPE dut(.clk(clk), .Stat(Stat));
    initial begin
       clk <= 0;
            forever #50 clk <= ~clk;
    end
   initial begin
        $dumpvars(0, tb);
        $monitor ("clk = %b Stat = %b", clk, Stat);
    end
   always @(*) begin
        if(Stat == 2) begin
            $finish;
        end
    end
endmodule
```

# FETCH MODULE:



#### DEFINE THE FETCH MODULE:

```
module fetch(
    // Inputs
    input [63:0] F_predPC,
    input [3:0] M_icode,
    input M_Cnd,
    input [63:0] M_valA,
    input [3:0] W icode,
    input [63:0] W_valM,
    // Outputs
    output [2:0] f_stat,
    output reg[3:0] f_icode,
    output reg[3:0] f ifun,
    output reg[3:0] f rA,
    output reg[3:0] f_rB,
    output reg[63:0] f_valC,
    output reg[63:0] f_valP,
   output [63:0] f predPC
);
```

# CHECK THE INSTRUCTION VALIDITY:

```
reg instr_valid;

always @(*) begin
    if (f_icode >= 0 && f_icode <= 11) begin
        instr_valid <= 1;
    end
    else begin
        instr_valid <= 0;
    end
end</pre>
```

# **SELECT PC MODULE:**

Given below is the implementation logic of selecting the PC.

```
always @(*) begin
   if (M_icode == 7 && M_Cnd == 0) begin
      f_pc <= M_valA;
end
else if (W_icode == 9) begin
      f_pc <= W_valM;
end
else begin
      f_pc <= F_predPC;
end
end</pre>
```

# PREDICT PC MODULE:

Given below is the implementation logic of selecting the PC.

```
always @(*) begin

if (f_icode == 7 || f_icode == 8) begin

f_predPC <= f_valC;

end

else begin

f_predPC <= f_valP;


end
end</pre>
```

# STATUS MODULE:

Status code of the newly fetched instruction is implemented in the following way:

```
always @(*) begin
   if (imem_error == 1) begin
      f_stat <= 3;
   end
   else if (instr_valid == 0) begin
      f_stat <= 4;
   end
   else if (f_icode == 0) begin
      f_stat <= 2;
   end
   else begin
      f_stat <= 1;
   end
end</pre>
```

# **DECODE MODULE:**



# SETUP THE REGISTER ARRAY:

```
// Initiating register arrays
reg [63:0] reg_array[0:15];
integer i;
initial begin
  for (i = 0; i < 16; i = i+1) begin
   reg_array[i] <= 0;
end
end</pre>
```

# UPDATING THE REGISTER FILE:

```
// Updating register file at positive edge of clock
always @(posedge clk) begin
   reg_array[W_dstM] <= W_valM;
   reg_array[W_dstE] <= W_valE;
end</pre>
```

# ASSIGN d\_dstE:

# ASSIGN d\_srcA:

```
// Selecting d_srcA
always @(*) begin
    if (d_icode == 2 || d_icode == 4 || d_icode == 6) begin
        d_srcA <= D_rA;
    end
    else if (d_icode == 9 || d_icode == 10 || d_icode == 11) begin
        d_srcA <= 4;
    end
    else begin
        d_srcA <= 15;
    end
end</pre>
```

# READING FROM THE REGISTERS:

```
// Reading d_rvalA and d_rvalB from register
wire [63:0] d_rvalA;
wire [63:0] d_rvalB;

assign d_rvalA = reg_array[d_srcA];
assign d_rvalB = reg_array[d_srcB];
```


# SELECT+FWD A:

```
// Sel+Fwd A Block
always @(*) begin
    if (d_icode == 7 || d_icode == 8) begin
       d valA <= D valP;
    end
    else if (d_srcA == e_dstE) begin
       d valA <= e valE;
    end
    else if (d_srcA == M_dstM) begin
       d_valA <= m_valM;</pre>
    end
    else if (d_srcA == M_dstE) begin
       d_valA <= M_valE;</pre>
    else if (d_srcA == W_dstM) begin
       d_valA <= W_valM;</pre>
    end
    else if (d_srcA == W_dstE) begin
       d_valA <= W_valE;</pre>
    end
    else begin
       d_valA <= d_rvalA;</pre>
    end
end
```

#### SELECT B:

```
// Fwd B Block
always @(*) begin
  if (d_srcB == e_dstE) begin
      d_valB <= e_valE;</pre>
   end
  else if (d_srcB == M_dstM) begin
      d valB <= m valM;
   end
   else if (d_srcB == M_dstE) begin
      d_valB <= M_valE;</pre>
   end
   else if (d_srcB == W_dstM) begin
     d_valB <= W_valM;</pre>
   end
   else if (d srcB == W dstE) begin
       d valB <= W valE;
   end
  else begin
      d_valB <= d_rvalB;</pre>
   end
end
```

# **EXECUTE MODULE:**



# ASSIGN ALU VALUES:

```
reg [63:0] aluA, aluB;
always @(*) begin
   if (e_icode == 2) begin
       aluA <= E_valA;</pre>
        aluB <= 0;
    end
    else if (e_icode == 3) begin
       aluA <= E valC;</pre>
        aluB <= 0;
    end
    else if (e_icode == 4) begin
       aluA <= E valC;</pre>
        aluB <= E valB;
    end
    else if (e_icode == 5) begin
       aluA <= E valC;</pre>
        aluB <= E valB;</pre>
    end
    else if (e icode == 6) begin
       aluA <= E valB;</pre>
       aluB <= E valA;
    end
    else if (e_icode == 8) begin
        aluA <= -8;
       aluB <= E valB;</pre>
    end
```

```
else if (e_icode == 10) begin
    aluA <= -8;
    aluB <= E_valB;
end
else if (e_icode == 11) begin
    aluA <= 8;
    aluB <= E_valB;
end
else begin
    aluA <= 0;
    aluB <= 0;
end
end</pre>
```

# GET THE ALU'S FUNCTION:

```
// Setting up ALU operation
wire [3:0] alu_fun;
assign alu_fun = (e_icode == 6) ? E_ifun : 0;
```


# DECIDE SET\_CC:

# SETUP CONDITION CODE REGISTERS:

```
// Setting up condition code registers
reg Z = 0, S = 0, Ov = 0;
always @(posedge clk) begin
     if (set cc == 1) begin
         Z \le (e \ valE == 0) ? 1 : 0;
         S <= (e_valE[63] == 1) ? 1 : 0;
         if (alu_fun == 0) begin
             Ov \le ((aluA[63] == 1 \&\& aluB[63] == 1 \&\& e valE[63] == 0)
                      || (aluA[63] == 0 \&\& aluB[63] == 0 \&\& e_valE[63] == 1))
                      ? 1 : 0;
         end
         else if (alu_fun == 1) begin
             Ov \le ((aluA[63] == 1 \&\& aluB[63] == 0 \&\& e valE[63] == 0)
                      || (aluA[63] == 0 \&\& aluB[63] == 1 \&\& e valE[63] == 1))
                      ? 1 : 0;
         end
         else begin
             Ov <= 0;
         end
     end
 end
```

# GET THE DESTINATION VALUE:

# **MEMORY MODULE:**



#### INITIATING THE DATA MEMORY:

```
// Initiating data memory
reg [63:0] Data_Mem[0:4095];
integer i;

initial begin
  for (i = 0; i < 4096; i = i+1) begin
        Data_Mem[i] <= 0;
  end
end</pre>
```

# WRITE BLOCK:

#### **READ BLOCK:**

```
// Mem_read block
reg Mem_read;
always @(*) begin
    if (m_icode == 5 || m_icode == 9 || m_icode == 11) begin
        Mem_read <= 1;
    end
    else begin
        Mem_read <= 0;
    end
end</pre>
```

# SELECT ADDRESS:

```
// Selecting Address
reg [63:0] m_addr;
always @(*) begin
   if (m_icode == 4 || m_icode == 5 || m_icode == 8 || m_icode == 10) begin
        m_addr <= m_valE;
   end
   else if (m_icode == 9 || m_icode == 11) begin
        m_addr <= M_valA;
   end
   else begin
        m_addr <= 4095;
   end
end</pre>
```

# GENERATE dmem\_error:

```
// Checking memory error
reg dmem_error;
always @(*) begin
   if (m_addr < 4096 && m_addr >= 0) begin
       dmem_error <= 0;
end
else begin
       dmem_error <= 1;
end
end</pre>
```

# WRITE BACK TO MEMORY:

```
// Assigning data_in
wire [63:0] m_data_in;
assign m_data_in = M_valA;

// Writing back to data memory at positive clock edge
always @(posedge clk) begin
   if (dmem_error == 0 && Mem_write == 1) begin
        Data_Mem[m_addr] <= m_data_in;
   end
end</pre>
```


# SET THE STATUS:

```
// Setting up m_stat
always @(*) begin
    if (dmem_error == 1) begin
        m_stat <= 3;
    end
    else begin
        m_stat <= M_stat;
    end
end
end
end
endmodule</pre>
```

# GET valM:

```
// Reading from data memory
always @(*) begin
    if (dmem_error == 0 && Mem_read == 1) begin
        m_valM <= Data_Mem[m_addr];
    end
    else begin
        m_valM <= 0;
    end
end</pre>
```

# PIPELINE CONTROL LOGIC:



# PREDICT HAZARD:

#### GENERATE STALLS AND BUBBLES:

```
// Assigning F stall according to the Hazards
always @(*) begin
    if (Ret == 1 && LU_Haz == 1) begin
       F stall <= 1;
    end
    else if (Ret == 1 && Miss_Pred == 1) begin
       F_stall <= 1;</pre>
    end
   else if (Ret == 1) begin
      F stall <= 1;
    end
    else if (LU_Haz == 1) begin
       F_stall <= 1;
   end
    else begin
      F stall <= 0;
    end
end
```

```
// Assigning D_stall according to the Hazards
always @(*) begin
    if (LU_Haz == 1 && Ret == 1) begin
        D_stall <= 1;
    end
    else if (LU_Haz == 1) begin
        D_stall <= 1;
    end
    else begin
        D_stall <= 0;
    end
end</pre>
```

```
// Assigning D_bubble according to the Hazards
always @(*) begin
    if (D_stall == 0) begin
        if (Ret == 1 && Miss_Pred == 1) begin
             D_bubble <= 1;</pre>
        end
        else if (Ret == 1) begin
            D_bubble <= 1;</pre>
        end
        else if (Miss_Pred == 1) begin
            D_bubble <= 1;</pre>
        end
        else begin
            D_bubble <= 0;</pre>
        end
    end
    else begin
       D_bubble <= 1;</pre>
    end
end
```

```
// Assigning E_{\rm bubble} according to the Hazards
always @(*) begin
    if (LU_Haz == 1 && Ret == 1) begin
        E_bubble <= 1;</pre>
    end
    else if (Ret == 1 && Miss_Pred == 1) begin
       E_bubble <= 1;</pre>
    end
    else if (LU_Haz == 1) begin
       E_bubble <= 1;</pre>
    end
    else if (Miss_Pred == 1) begin
       E bubble <= 1;</pre>
    end
   else begin
       E_bubble <= 0;</pre>
    end
end
```

```
// Assigning M_bubble according to the Hazards
always @(*) begin

if (m_stat == 2 || m_stat == 3 || m_stat == 4) begin

M_bubble <= 1;
end
else if (W_stat == 2 || W_stat == 3 || W_stat == 4) begin

M_bubble <= 1;
end
else begin

M_bubble <= 0;
end
end</pre>
```

```
// Assigning W_stall according to the Hazards
always @(*) begin

if (W_stat == 2 || W_stat == 3 || W_stat == 4) begin


W_stall <= 1;
end
else begin

W_stall <= 0;
end
end
end</pre>
```

# **TEST CODE AND OUTPUTS:**


# LINE 1:





- 1. This irmovq instruction is successfully executed as we can see the value of register 2 updated to the mentioned immediate value after 5 clock cycles.
- 2. This shows that our PIPE processor is working correctly for instructions that does not use data forwarding and produces hazard.

# LINE 2:



1. Here also, we can see successful execution as value of register 3 is getting updated after 5 clock cycles to 125.

# LINE 3:



1. Here again, we have a successful execution as we can see the register 2 updated from its previous value to 1 after 5 clock cycles.

# LINE 4 & 5:

```
01100001 // 30 Opq
00100011
00010000 // 32 nop
```



- 1. Here, we can see successful execution of Opq instruction as the value of register 3 is updated by the result reg\_3 reg\_2.
- 2. As the registers used in this instruction are to be updated by the immediate previous instruction, we have to use data forwarding in this instruction.
- 3. Successful execution shows that data forwarding is working as expected.

# LINE 6, 7, 8:


```
00100100 // 33 cmov uneq #taken
00110100
01000000 // 35 rmmovq
01000010
00000010
00000000
0000000
00000000
0000000
0000000
00000000
00000000
01010000 // 45 mrmovq
01100010
00000010
00000000
00000000
00000000
0000000
00000000
00000000
0000000
```



- 1. These instructions are successfully updated as we can see, register 4 been updated after the cmov instruction, data memory 3 being updated and register 6 being updated to correct values.
- 2. This also shows correct functioning of data forwarding.

# LINE 9:

```
01100001 // 55 Opq
01100100
```



- 1. This Opq instruction uses register values that are to be updated by the immediate previous instruction by a memory value (mrmovq). This gives rise to a Load-Use Hazard.
- 2. This hazard is successfully bypassed by using stall in F and D registers in the 3<sup>rd</sup> clock cycle.
- 3. This proves that our pipeline control logic is working correctly.

# LINE 10 & so on ...



- 1. This is an mis-predicted jump instruction.
- 2. We can see that the processor fetches two extra instructions by assuming that the jump will be taken but realizes in later stage and corrects itself.
- 3. This is a mis-predicted jump hazard, which is correctly bypassed. This shows our pipeline control logic is working correctly.