


Half Adder

The half adder is a basic building block having two inputs and two outputs. The A and B bits are two input states, and 'carry' and 'sum' are two output states of the half adder.

Block diagram



Truth Table

Inputs		Outputs	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

In the above table,

1. 'A' and 'B' are the input states, and 'sum' and 'carry' are the output states.
2. The carry output is 0 in cases where both the inputs are not 1.
3. The least significant bit of the sum is defined by the 'sum' bit.


Construction of Half Adder Circuit:

In the block diagram, we have seen that it contains two inputs and two outputs. The A and B bits are the input states, and carry and sum are the output states of the half adder. The half adder is designed with the help of the following two logic gates:

1. 2-input Exclusive-OR Gate or Ex-OR Gate.
2. 2-input AND Gate.

2-input Exclusive-OR Gate or Ex-OR Gate

The Sum bit is generated with the help of the Exclusive-OR or Ex-OR Gate.



The above is the symbol of the XOR gate. In the above diagram, 'A' and 'B' are the inputs, and the 'SUMOUT' is the final outcome after performing the XOR operation of both numbers.

The truth table of the EX-OR gate is as follows:

Input		Output
A	B	SUMOUT
0	0	0
0	1	1
1	0	1
1	1	0

From the above table, it is clear that the XOR gate gives the result 1 when both of the inputs are different. When both of the inputs are the same, the XOR gives the result 0.


Logical Expression for Sum (SOP form):

$$\text{Sum} = AB' + A'B = A \text{ XOR } B$$

		A	
		0	1
B	0	0	1
	1	1	0

2-input AND Gate:

The XOR gate is unable to generate the carry bit. For this purpose, we use another gate called AND Gate. The AND gate gives the correct result of the carry.



The above is the symbol of the AND gate. In the above diagram, 'A' and 'B' are the inputs, and 'OUT' is the final outcome after performing AND operation of both numbers.

There is the following truth table of AND Gate:

Input		Output
A	B	OUT
0	0	0
0	1	0
1	0	0
1	1	1

From the above table, it is clear that the AND gate gives the result 1 when both of the inputs are 1. When both of the inputs are different and 0, the AND gates give the result 0.


Logical Expression for Carry (SOP form):

Carry = $A \cdot B$ = A AND B

		A	
		0	1
B	0	0	0
	1	0	1

Half-Adder logical circuit:

So, the Half Adder is designed by combining the 'XOR' and 'AND' gates and provides the sum and carry.



There is the following Boolean expression of Half Adder circuit:


$$\text{Sum} = A \text{ XOR } B / (A \oplus B)$$

$$\text{Carry} = A \text{ AND } B / (A.B)$$

Full Adder

The half adder is used to add only two numbers. To overcome this problem, the full adder was developed. The full adder is used to add three 1-bit binary numbers A, B, and carry C. The full adder has three input states and two output states i.e., sum and carry.

Block diagram




Truth Table

Inputs			Outputs	
A	B	C _{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

In the above table,

1. 'A' and 'B' are the input variables. These variables represent the two significant bits which are going to be added
2. 'C' is the third input which represents the carry. From the previous lower significant position, the carry bit is fetched.
3. The 'Sum' and 'Carry' are the output variables that define the output values.
4. The eight rows under the input variable designate all possible combinations of 0 and 1 that can occur in these variables.


Construction of Full Adder Circuits using 2 Half Adder Circuits:



The above block diagram describes the construction of the Full adder circuit. In the above circuit, there are two half adder circuits that are combined using the OR gate. The first half adder has two single-bit binary inputs A and B. As we know that, the half adder produces two outputs, i.e., Sum and Carry. The 'Sum' output of the first adder will be the first input of the second half adder, and the 'Carry' output of the first adder will be the second input of the second half adder. The second half adder will again provide 'Sum' and 'Carry'. The final outcome of the Full adder circuit is the 'Sum' bit. In order to find the final output of the 'Carry', we provide the 'Carry' output of the first and the second adder into the OR gate. The outcome of the OR gate will be the final carry out of the full adder circuit.

The MSB is represented by the final 'Carry' bit.

The full adder logic circuit can be constructed using the 'AND' and the 'XOR' gate with an OR gate.



The actual logic circuit of the full adder is shown in the above diagram. The full adder circuit construction can also be represented in a Boolean expression.

Sum:

1. Perform the XOR operation of input A and B.
2. Perform the XOR operation of the outcome with carry. So, the sum is (A XOR B) XOR Cin which is also represented as: $(A \oplus B) \oplus C_{in}$
3. Logical Expression for SUM: $= A' B' C_{-IN} + A' B C_{-IN}' + A B' C_{-IN}' + A B C_{-IN} = C_{-IN} (A' B' + A B) + C_{-IN}' (A' B + A B') = C_{-IN} \text{ XOR } (A \text{ XOR } B) = (1,2,4,7)$

Carry:

1. Perform the 'AND' operation of input A and B.
2. Perform the 'XOR' operation of input A and B.
3. Perform the 'OR' operations of both the outputs that come from the previous two steps. So the 'Carry' can be represented as: $A.B + (A \oplus B)$
4. Logical Expression for CARRY: $= A' B C_{-IN} + A B' C_{-IN} + A B C_{-IN}' + A B C_{-IN} = A B + B C_{-IN} + A C_{-IN} = (3,5,6,7)$