





Group A

Reset + Clock Generation



CLK = B35
 CLK = B37
 RST = A12 low on reset
 RST = A11 high on reset
 exit reset on ↑CLK
 new opcode on ↑CLK


Power LED

5.1 = 30mA


Program Counter Control Logic

PCRSEL		Addr OE	data sel	data OE
0 0	do nothing	1	X	1
0 1	PC to addr bus	0	X	1
1 0	PCL to data bus	1	0	0
1 1	PCH to data bus	1	1	0

PCWSEL		LOAD Hi	LOAD Lo	ENT ENA
0 0	do nothing	1	1	0
0 1	increment PC	1	1	1
1 0	Write PCL	1	0	0
1 1	Write PCH	0	1	0



main (1 of 1)



Group A

Program Counter 1/2

✓C28-C19 ✓C10-C1 ✓C19-C10
✓C1-A12 RST

PCWSEL1
H21-A37 ✓✓E46-(1)C37 ✓(C)C38-C7 } PC inc
✓A38-E45 ✓H20-E44 ✓C7-D7

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

Data Bus

✓D1-VCC ✓C6-GND ✓D10-VCC ✓C17-GND
✓D19-VCC ✓C26-GND ✓D28-VCC ✓C35-GND

✓C24-C19 ✓C19-C10 ✓C10-C1 ✓C1-A11 ← RST
✓C29-C20 ✓C20-C11 ✓C11-C2 ✓C2-B35 ← CLK

✓C7-C16 ✓C16-C25 ✓C25-C34 ← ENP
✓D2-D16 ✓D11-D25 ✓D20-D34 ← RCO-ENT

✓D3-E24 ✓D4-E27 ✓D5-F28 }
✓D6-F25 ✓D12-E33 ✓D13-E36 } Data Lo out
✓D14-F37 ✓D15-F34

✓D21-E25 ✓D22-E28 ✓D23-F29 }
✓D24-F26 ✓D30-E34 ✓D31-E37 } Data Hi out
✓D32-F38 ✓D33-F35

✓D3-E2 ✓D4-E3 ✓D5-E4 }
✓D6-E5 ✓D12-E6 ✓D13-E7 } Addr Lo out
✓D14-E8 ✓D15-E9

✓D21-E13 ✓D22-E14 ✓D23-E15 }
✓D24-E16 ✓D30-E17 ✓D31-E18 } Addr Hi out
✓D32-E19 ✓D33-E20

✓C3-C21 ✓C4-C22 ✓C5-C23 ✓C6-C24
✓C12-C30 ✓C13-C31 ✓C14-C32 ✓C15-C33

← Data in ganging

IRQ Handler

✓D37-VCC ✓C44-GND
✓(C)C27-C41 IRQ mask
✓D39-(C)C35 invert
✓(C)C36-(B)E41 IRQOP

IRQ Pull-up - Green

✓IRQ0 C40-(B)G21 ✓(B)H21-VCC
✓IRQ1 C39-(B)G22
✓IRQ2 C38-(B)G23
✓IRQ3 C37-(B)G24
✓IRQ4 D40-(B)G25
✓IRQ5 D41-(B)G26
✓IRQ6 D42-(B)G27
✓IRQ7 D43-(B)H27

highest IRQ0 40
IRQ mask 41
PZ 42
PI 43
44
45
46
47
48
49
50

ALL INVERTED

IRQOP



IRQ4

IRQ5

IRQ6

IRQ7 lowest

PO



Group A

Program Counter 3/2

1	DIR	VCC	1
2	A1	OE	2
3	A2	B1	3A0
4	A3	B2	4A1
5	A4	B3	5A2
6	A5	B4	6A3
7	A6	B5	7A4
8	A7	B6	8A5
9	A8	B7	9A6
10	GND	B8	10A7
11			11
12	DIR	VCC	12
13	A1	OE	13
14	A2	B1	14A8
15	A3	B2	15A9
16	A4	B3	16A10
17	A5	B4	17A11
18	A6	B5	18A12
19	A7	B6	19A13
20	A8	B7	20A14
21	GND	B8	21A15
22			22
23	PCUSEL0	VCC	23
24	1I0	OE	24
25	1I1	4I0	25
26	1Y	4I1	26
27	2I0	4Y	27 D3
28	2I1	3I0	28
29	2Y	3I1	29
30	GND	3Y	30 D2
31			31
32	PCUSEL0	VCC	32
33	1I0	OE	33
34	1I1	4I0	34
35	1Y	4I1	35
36	2I0	4Y	36 D7
37	2I1	3I0	37
38	2Y	3I1	38
39	GND	3Y	39 D6
40			40
41	PCUSEL0	VCC	41
42	PCUSEL1	PCUSEL0	42 PCUSEL1
43	PC Addr OE	PCUSEL0	43 PCUSEL0
44	PCUSEL0	PCUSEL1	44 Load Hi
45	PCUSEL1	PCUSEL0	45 PCUSEL1
46	PCUSEL0	PCUSEL1	46 PCUSEL0
47	GND	PCUSEL1	47 Load Lo
48			48
49			49
50			50

PC-L0

Addr Bus

PC-Hi

Addr Bus

PC-L0 → I0

PC-Hi → I1

PC-L0 → I0

PC-Hi → I1

PCUSEL0

PCUSEL1

PC Addr OE

PCUSEL0

PCUSEL1

PCUSEL0

PCUSEL1

PCUSEL0

PCUSEL1

PCUSEL0

PCUSEL1

PCUSEL1

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

PCUSEL0

✓F1-VCC

✓F23-VCC

✓F41-VCC

✓E1-VCC

✓F3-G5

✓F4-H6

✓F5-G6

✓F6-H7

✓F7-G7

✓F8-H10

✓F9-G10

✓F10-H11

✓E26-C49

✓E29-C48

✓F30-C47

✓F27-C46

✓E26-C21

✓E29-C22

✓F30-C23

✓F27-C24

✓E35-C30

✓E38-C31

✓F39-C32

✓F36-C33

✓G18-A33

✓A34-E42

✓E41-E32

✓E42-F33

✓H20-A35

✓F42-F45

✓F43-E44

✓E10-GND

✓E30-GND

✓E47-GND

✓F12-VCC

✓F32-VCC

✓F14-G11

✓F15-H12

✓F16-G12

✓F17-H13

✓F18-G13

✓F19-H14

✓F20-G14

✓F21-H15

✓E35-C45

✓E38-C44

✓F39-C43

✓F36-C42

✓E35-C30

✓E38-C31

✓F39-C32

✓F13-F2

✓E43-F13

✓E23-32

✓F33-F24

✓F47-D82

✓D8-D17

✓F44-D26

✓D26-D35

✓F12-VCC

✓F32-VCC

✓F14-G11

✓F15-H12

✓F16-G12

✓F17-H13

✓F18-G13

✓F19-H14

✓F20-G14

✓F21-H15

✓E35-C45

✓E38-C44

✓F39-C43

✓F36-C42

✓E35-C30

✓E38-C31

✓F39-C32

✓F36-C33

✓F36-C33

✓F13-F2

✓E43-F13

✓E23-32

✓F33-F24

✓F47-D82

✓D8-D17

✓F44-D26

✓D26-D35

✓F12-VCC

✓F32-VCC

✓F14-G11

✓F15-H12

✓F16-G12

✓F17-H13

✓F18-G13

✓F19-H14

✓F20-G14

✓F21-H15

✓E35-C45

✓E38-C44

✓F39-C43

✓F36-C42

✓E35-C30

✓E38-C31

✓F39-C32

✓F36-C33

✓F36-C33

✓F13-F2

✓E43-F13

✓E23-32

✓F33-F24

✓F47-D82

✓D8-D17

✓F44-D26

✓D26-D35

✓F12-VCC

✓F32-VCC

✓F14-G11

✓F15-H12

✓F16-G12

✓F17-H13

✓F18-G13


✓F19-H14

✓F20-G14



✓F21-H15

✓E35-C45

11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100



Data
pull
up
from PC
↓
Address
pull
up



Address
to RAM
interconnect

VGA board modifications:

✓ A_{14} - disconnect from ground, add to interconnect

✓ \overline{CE} , \overline{OE} - disconnect from interconnect

✓ add Rom

✓ bits $A_{15} + A_{14} + \overline{WE} \rightarrow \overline{OE} + \overline{WE}$

0000-3FFF Rom
4000-6FFF RAM

A_{15}	A_{14}	\overline{WE}	Rom \overline{OE}	RAM \overline{OE}	RAM \overline{WE}
0	0	0	1	1	1
0	1	0	1	1	0
1	0	0	1	1	0
1	1	0	1	1	1
0	0	1	0	1	1
0	1	1	1	0	1
1	0	1	1	0	1
1	1	1	1	1	1

Data + Address Bus Probes,

Group A, J1 - notch up, align right (from top) - Pod (A1)

- ✓1 - GND
- ✓2 - CLK - C11
- ✓3 - (14) - RST - C1
- ✓4 - (12) PCSEL0 - G17
- ✓5 - (10) NEWOP - G9
- ✓6 - (8) WSTAT - G15
- ✓7 - (6) D6 - G4
- ✓8 - (4) D4 - G3
- ✓9 - (2) D2 - G2
- ✓10 - (0) D0 - G1
- 11 -
- 12 -
- 13 -

- ✓14 - GND
- ✓15 - (15) - CLK - Z
- ✓16 - (13) PCSEL1 - G18
- ✓17 - (11) SPADDR - (C) A33
- ✓18 - (9) IRQOP - G20
- ✓19 - (7) D7 - H5
- ✓20 - (5) D5 - H4
- ✓21 - (3) D3 - H3
- ✓22 - (1) D1 - H2
- ✓23 - GND
- 24 -
- 25 -
- 26 -

Data bus	Pod bit
	7-0
CLK	15
RST	14
PCSEL0	13-12
NEWOP	10
IRQOP	9
WSTAT	8
SPADDR	11

Group A, J2 - notch up, align right (from top) - Pod (A3)

- ✓1 - GND
- 2 - CLK - NC
- ✓3 - (14) A14 - G14
- ✓4 - (12) A12 - G13
- ✓5 - (10) A10 - G12
- ✓6 - (8) A8 - G11
- ✓7 - (6) A6 - G10
- ✓8 - (4) A4 - G7
- ✓9 - (2) A2 - G6
- ✓10 - (0) A0 - G5
- 11 -
- 12 -
- 13 -

- ✓14 - GND
- ✓15 - (15) A15 - H15
- ✓16 - (13) A13 - H14
- ✓17 - (11) A11 - H13
- ✓18 - (9) A9 - H12
- ✓19 - (7) A7 - H11
- ✓20 - (5) A5 - H10
- ✓21 - (3) A3 - H7
- ✓22 - (1) A1 - H6
- ✓23 - GND
- 24 -
- 25 -
- 26 -

Address bus	Pod bit
	15-0

1000000000

1000000000

1000000000

1000000000

1000000000

1000000000

1000000000

1000000000

1000000000


1000000000

1000000000

1000000000

Group B

Address / Data Visualisation



✓B22 - GND

✓B30 - GND

✓B3 - A22 A15

✓B5 - A24 A13

✓B4 - A23 A14

✓B7 - A26 A11

✓B6 - A25 A12

✓B9 - A28 A9

✓B8 - A27 A10

✓B11 - A31 A7

✓B10 - A30 A8

✓B13 - A33 A5

✓B12 - A32 A6

✓B15 - A35 A3

✓B14 - A34 A4

✓B17 - B36 A1

✓B16 - A36 A2

✓B18 - B35 A0

✓B43 - B23 D7

✓B44 - B24 D6

✓B45 - B25 D5

✓B46 - B26 D4

✓B47 - B27 D3

✓B48 - B28 D2


✓B49 - B31 D1

✓B50 - B32 D0

NOW
330RNOW
330R

Group B

LED Drivers



✓D1-VCC

✓C10-GND

✓D3-A3 A15

✓D5-A5 A13

✓D7-A7 A11

✓D9-A9 A9

✓D14-A11 A7

✓D16-A13 A5

✓D18-A15 A3

✓D20-A17 A1

Group A
✓H15-C2 A15

✓H14-C4 A13

✓H13-C6 A11

✓H12-C8 A9

Group F
✓H11-C13 A7

✓H10-C15 A5

✓H7-C17 A3

✓H6-C19 A1

✓D41-VCC

✓D43-A43 D7

✓D45-A45 D5

✓D47-A47 D3

✓D49-A49 D1

Group A
✓H44-C42 D7

✓H42-C44 D5

✓G42-C46 D3

✓G44-C48 D1

✓C1-D1

✓GND-D2

✓D4-A4 A14

✓D6-A6 A12

✓D8-A8 A10

✓D10-A10 A8

✓D15-A12 A6

✓D17-A14 A4

✓D19-A16 A2

✓D21-A18 A0

Group A
✓G14-C3 A14

✓G13-C5 A12

✓G12-C7 A10

✓G11-C9 A8

✓G10-C14 A6

✓G7-C16 A4

✓G6-C18 A2

✓G5-C20 A0

✓C41-D41 ✓C50-GND ✓GND-D42

✓D44-A44 D6

✓D46-A46 D4

✓D48-A48 D2

✓D50-A50 D0

Group A
✓H43-C43 D6

✓H41-C45 D4

✓G43-C47 D2

✓G45-C49 D0

AND + NOR for instruction register

✓D23-VCC ✓C29-GND ✓D31-VCC ✓C37-GND

✓C32-(A)G9 NEWOP pull-up ✓C31-C27 ✓D34-D27


✓D37-(A)G15 WSTAT pull-up ✓C26-D28 ✓C26-(A)H45 CLK

✓C33-C34 ✓C36-C31 ✓C32-C23 ✓E21-C24 RST


✓D34-D35 ✓D36-D32

✓C35-D33 ✓C35-(A)B37 CLK

Instruction + Sequence Reg.



Register clock pulse debounce




when input is low, CP matches CLK, on edges. when input is high, CP is low


Sequence counter clear

low on reset

NEWOP	RST	SEQ CLR
0	0	0
0	1	0
1	0	0
1	1	1



★ '163 is synch. clear, so will clear on rising clock edge




NEWOP - pulled high. when low, load new instruction from data bus (IRQOP=0) or fixed OxEE (IRQOP=1), and reset sequence counter, on rising clock edge

WSTAT - pulled high. when low, load F, Z, 0 flags from ALU into status register on rising clock edge

★ First instruction in Rom will be ignored, NOP (0x00) will always execute first, since OPCODE is cleared on reset. consider adding AND gate to NEWOP + RST so actual first instruction is loaded

bit 6 of opcode stuck high?

Instruction + Sequence register



Group B, J1 - notch up, align right - pod (A4) - Instruction

✓1 - GND	✓14 - GND		
2 - CLK - NC	15 - (15) - J41 ACUD		pod b.t.s
✓3 - (14) - F22 OP7	✓16 - (13) - F25 OP6	Opcode	14-7
✓4 - (12) - F26 OP5	✓17 - (11) - F29 OP4	flags	6-4
✓5 - (10) - E29 OP3	✓18 - (9) - E26 OP2	sequence	3-0
✓6 - (8) - E25 OP1	✓19 - (7) - E22 OP0		
✓7 - (6) - E15 FLAG	✓20 - (5) - E14 EQUAL		
✓8 - (4) - E11 ZERO	✓21 - (3) - F6 SEQ3		
✓9 - (2) - F5 SEQ2	✓22 - (1) - F4 SEQ1		
✓10 - (0) - F3 SEQ0	✓23 - GND		
11	24		
12	25		
13	26		

Group B, J2 - pod (A5) - PC

All remote pins group A

✓1 - GND	✓14 - GND
2 - CLK - NC	✓15 - (15) D33
✓3 - (14) D32	✓16 - (13) D31
✓4 - (12) D30	✓17 - (11) D29
✓5 - (10) D28	✓18 - (9) D27
✓6 - (8) D26	✓19 - (7) D25
✓7 - (6) D24	✓20 - (5) D23
✓8 - (4) D22	✓21 - (3) D21
✓9 - (2) D20	✓22 - (1) D19
✓10 - (0) D18	✓23 - GND
11	24
12	25
13	26

Group B

Control Roms Bank 1

G	J
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50

ROM0

AT28C256

80 D7

40 D6

20 D5

10 D4

08 D3

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

H7

✓J4-Vcc ✓G17-GND ✓J32-Vcc ✓G45-GND
 ✓J5-Vcc ✓J10-GND ✓J12-GND
 ✓J33-Vcc ✓J38-GND ✓J40-GND

Address bonding

✓G4-G32 ✓G5-G33 ✓G6-G34
 ✓G7-G35 ✓G8-G36 ✓G9-G37
 ✓G10-G38 ✓G11-G39 ✓G12-G40
 ✓G13-G41 ✓J6-J34 ✓J7-J35
 ✓J8-J36 ✓J9-J37 ✓J11-J39

Instruction mapping

✓F3-G13 SEQ0 ✓F4-G12 SEQ1
 ✓F5-G11 SEQ2 ✓F6-G10 SEQ3
 ✓E11-G9 ZERO ✓E14-G8 EQUAL ✓E15-G7 FLAG
 ✓E22-G34 OP0 ✓E25-J35 OP1
 ✓E26-J36 OP2 ✓E29-J39 OP3
 ✓F29-J37 OP4 ✓F26-G33 OPS
 ✓F25-J34 OP6 ✓F22-G32 OP7

ROM0 signals


✓G14 D0 PCRSELO (A)G17 ✓J16 D4 WSTAT (A)G15
 ✓G15 D1 PCRSEL1 (A)G18 ✓J15 D5 WRAM (A)H46
 G16 D2 SPADDR ✓J14 D6 TUSELO (C)A24
 ✓J17 D3 NEWOP (A)G9 ✓J13 D7 TUSEL1 (C)A25

ROM1 signals

✓G42 D0 TRADDR (C)B36 ✓J44 D4 SPSELO
 ✓G43 D1 TRDATA (C)B37 ✓J43 D5 SPSEL1
 ✓G44 D2 PCWSELO (A)H20 ✓J42 D6 TALDTH
 ✓J45 D3 PCWSEL1 (A)H21 ✓J41 D7 ALUD

bypass caps @ H8 H40

Transfer Registers




TWSEL - transfer write

0 0 none
0 1 TD
1 0 TAL
1 1 TAH

TRADDR - TAL + TAH to addr bus

TRDATA - TD to data bus

TALDPA - TAL to data bus



Group C		
A		B
1	CLKEN	VCC
2	1Q	8Q
DO 3	1D	8D
DI 4	2D	7D
5	2Q	7Q
6	3Q	6Q
DI 7	3D	6D
DI 8	4D	5D
9	4Q	5Q
10	GND	CLK
11		
12	CLKEN	VCC
13	1Q	8Q
DO 14	1D	8D
DI 15	2D	7D
16	2Q	7Q
17	3Q	6Q
DI 18	3D	6D
DI 19	4D	5D
20	4Q	5Q
21	GND	CLK
22		
23	1Q	VCC
TWSEL0 24	1A	2Q
TWSEL1 25	1B	2A
26	1Y0	2B
27	1Y1	2Y0
28	1Y2	2Y1
29	1Y3	2Y2
30	GND	2Y3
31		
32	VCC	
33	10k	10k
34	10k	10k
35	10k	10k
36	10k	10k
37	10k	10k
38	10k	10k
39	PULL-UP	
40		
41	CLKEN	VCC
42	1Q	8Q
DO 43	1D	8D
DI 44	2D	7D
45	2Q	7Q
46	3Q	6Q
DI 47	3D	6D
DI 48	4D	5D
49	4Q	5Q
50	GND	CLK

Transfer registers

✓B1-VCC ✓A10-GND ✓B12-VCC ✓A21-GND
 ✓B23-VCC ✓A20-GND ✓B32-VCC ✓B41-VCC
 ✓A50-GND ✓B24-B33 ✓B25-B34 ✓B26-B35
 139 2nd unit pull-up

Clocks

✓C34-B10 ✓B10-B21 ✓C34-B50

Input gating

✓A3-A14 ✓A4-A15 ✓A7-A18 ✓A8-A19
 ✓B3-B14 ✓B4-B15 ✓B7-B18 ✓B8-B19
 ✓A14-A43 ✓A15-A44 ✓A18-A47 ✓A19-A48
 ✓B14-B43 ✓B15-B44 ✓B18-B47 ✓B19-B48

Data bus input

✓(B)E33-A43 D0 ✓(B)E42-B48 D4
 ✓(B)E36-A44 D1 ✓(B)E45-B47 D5
 ✓(B)F37-A47 D2 ✓(B)F46-B44 D6
 ✓(B)F34-A48 D3 ✓(B)F43-B43 D7

TWSEL signals

✓A23-GND ✓A24-(B)J14 ✓A25-(B)J13
 ✓A27-A41 ✓A28-A12 ✓A29-A1
 ✓(A)H18-(B)J14 ✓(A)H19-(B)J13
 TWSEL0 ← pull-down ↑ TWSEL1

WRAM pull-up

✓B38-(B)J15

Group C, J1 - pod (A2) - ^{more} control signals

✓ 1 - GND
 2 - CLK - NC
 3 - (14)
 ✓✓ 4 - (12) \overline{BADDR} - G15
 ✓✓ 5 - (10) \overline{ALUOPW} - G16
 ✓✓ 6 - (8) SPSEL1
 stuck - ✓✓ 7 - (6) PCWSEL1 - H21(A)
 ✓✓ 8 - (4) \overline{TRDATA} D42
 ✓✓ 9 - (2) TWSEL1 A25
 ✓✓ 10 - (0) \overline{WRAM} (B) J15
 11
 12
 13

✓ 14 - GND
 15 - (15)
 ✓ 16 - (13)
 ✓✓ 17 - (11) \overline{AADDR} - G14
 ✓✓ 18 - (9) \overline{TALDTA} - F42
 ✓✓ 19 - (7) SPSEL0
 ✓✓ 20 - (5) PCWSEL0 - H20(A)
 ✓✓ 21 - (3) \overline{TRADDR} D2
 ✓✓ 22 - (1) TWSEL0 A24
 ✓ 23 - GND
 24
 25
 26

Group C, J2 - pod (A6) Stack Pointer (7-0) ROM/Scr1 signals (15-8)

✓ 1 - GND
 2 - CLK - NC
 ✓✓ 3 - (14) \overline{BWH} - J14
 ✓✓ 4 - (12) \overline{AWH} - J16
 ✓✓ 5 - (10) CDSEL7 - G44
 ✓✓ 6 - (8) CDSEL0 - G42
 ✓✓ 7 - (6) SP6 - E14
 ✓✓ 8 - (4) SP4 - E16
 ✓✓ 9 - (2) SP2 - E18
 ✓✓ 10 - (0) SP0 - E20
 11
 12
 13

✓ 14 - GND
 ✓✓ 15 - (15) \overline{BWL} - J13
 ✓✓ 16 - (13) \overline{AWL} - J15
 ✓✓ 17 - (11) CDSEL3 - J45
 ✓✓ 18 - (9) CDSEL1 - G43
 ✓✓ 19 - (7) SP7 - E13
 ✓✓ 20 - (5) SP5 - E15
 ✓✓ 21 - (3) SP3 - E17
 ✓✓ 22 - (1) SP1 - E19
 23 - (GND)
 24
 25
 26

C Group C D

Transfer register outputs

1	D1K	VCC	1
2	A1	OE	2
3	A2	B1	3
4	A3	B2	4
5	A4	B3	5
6	A5	B4	6
7	A6	B5	7
8	A7	B6	8
9	A8	B7	9
10	GND	B8	10
11			11
12	D1K	VCC	12
13	A1	OE	13
14	A2	B1	14
15	A3	B2	15
16	A4	B3	16
17	A5	B4	17
18	A6	B5	18
19	A7	B6	19
20	A8	B7	20
21	GND	B8	21
22			22
23	CLK	VCC	23
24	IK	ICLK	24
25	IS	ICLK	25
26	IPRE	ICLK	26
27	IQ	ICLK	27
28	IS	ICLK	28
29	IQ	ICLK	29
30	GND	ICLK	30
31			31
32			32
33		VCC	33
34		SPSECI	34
35		SPSECI	35
36		Ahi/Io	36
37		Ahi/Io	37
38		Bhi/Io	38
39		Bhi/Io	39
40			40
41	D1K	VCC	41
42	A1	OE	42
43	A2	B1	43
44	A3	B2	44
45	A4	B3	45
46	A5	B4	46
47	A6	B5	47
48	A7	B6	48
49	A8	B7	49
50	GND	B8	50

1245 TAH

1245 TAL

112 IRQ mask

104

1245 TD

✓D1-VCC ✓C1-VCC ✓C10-GND
✓D12-VCC ✓C12-VCC ✓C21-GND
✓D41-VCC ✓C41-VCC ✓C50-GND

OE hookups

✓D2-D13

✓D13-B36

✓D42-B37

pull up

pull up

TAH inputs from registers

✓B2-C2 ✓B5-C3 ✓B6-C4 ✓B9-C5
✓A9-C6 ✓A6-C7 ✓A5-C8 ✓A2-C9

TAL inputs from register

✓B13-C13 ✓B16-C14 ✓B17-C15 ✓B20-C16
✓A20-C17 ✓A17-C18 ✓A16-C19 ✓A13-C20

TD inputs from register

✓B42-C42 ✓B45-C43 ✓B46-C44 ✓B49-C45
✓A49-C46 ✓A46-C47 ✓A45-C48 ✓A42-C49

TA to addr bus

Group B Group A Group A Group B
✓A15 C2-D3 ✓A11 C6-D7 ✓A7 C13-D14 ✓A3 C17-D18
✓A14 C3-D4 ✓A10 C7-D8 ✓A6 C14-D15 ✓A2 C18-D19
✓A13 C4-D5 ✓A9 C8-D9 ✓A5 C15-D16 ✓A1 C19-D20
✓A12 C5-D6 ✓A8 C9-D10 ✓A4 C16-D17 ✓A0 C20-D21

Clock repeater

✓D33-VCC ✓C39-GND ✓(A)B12-C33

✓(A)B13-C35

IRQ mask * negative edge trigger

✓D23-VCC ✓C20-GND ✓(A)B37-C23 ✓C23-D26 CLK

✓D25-D23 ✓D29-D25 2 CLR/PRE tie up

✓D28-C30 ✓D27-D28 2 J/K tie down

✓J44-C25 MASKI ✓J43-C24 UMASKI

✓(B)E21-C26 RST - sets on reset

✓D24-VCC ICLK tie up

✓D7 B43-D43

✓D3 A48-D47

✓D6 B44-D44

✓D2 A47-D48

✓D5 B47-D45

✓D1 A44-D49

✓D4 B48-D46

✓D0 A43-D50


TD to data bus

UMASKI
MASKI
IRQ mask
IRQ mask

(A)B12 Y2
← CLK
IRQOP
IRQOP
→ (A)E46
← (A)C7

Stack Pointer design

Stack address: 0xbf00 - bfff



- Low pulse on RST loads all zeroes (reset)
- SPSEL:
 - 00 do nothing
 - 01 do nothing
 - 10 count up
 - 11 count down
- SPADDR:
 - 0 SP to addr bus
 - 1 do nothing

TAL to data bus

✓F41-Vcc	✓E50-GND	✓E41-Vcc	✓F42-A38 (pull-up)	✓A38-(B)J42 (Rom)
✓C13-E42	✓C14-E43	✓C15-E44	✓C16-E45	
✓C17-E46	✓C18-E47	✓C19-E48	✓C20-E49	
✓D43-F43	✓D44-F44	✓D45-F45	✓D46-F46	
✓D47-F47	✓D48-F48	✓D49-F49	✓D50-F50	

Group C

Stack pointer

E	F
VCC 1	DIR VCC 1
1 2 A1	OE 2 SPADDR
0 3 A2	B1 3 A15
1 4 A3	B2 4 A14
1 5 A4	B3 5 A13
1 6 A5	B4 6 A12
1 7 A6	B5 7 A11
1 8 A7	B6 8 A10
1 9 A8	B7 9 A9
10 GND	B8 10 A8
11	11
VCC 12	DIR VCC 12
QA7 13 A1	OE 13 SPADDR
QA7 14 A2	B1 14 A7
QA6 15 A3	B2 15 A6
QA5 16 A4	B3 16 A5
QA4 17 A5	B4 17 A4
QA3 18 A6	B5 18 A3
QA2 19 A7	B6 19 A2
QA1 20 A8	B7 20 A1
21 GND	B8 21 A0
22	22
23 B	VCC 23
QA24 QB	A 24
QA25 QA	CLK 25
D35 → SPSEL1 26 CTEN	RCO 26
SPSEL0 27 D/U	max/min 27 NC
QA3 28 QC	LOAD 28
QA4 29 QD	C 29
30 GND	D 30
31	31
32 B	VCC 32
QA6 33 QB	A 33
QA5 34 QA	CLK 34
RCO → 35 CTEN	RCO 35 NC
SPSEL0 36 D/U	max/min 36 NC
QA7 37 QC	LOAD 37
QA8 38 QD	C 38
39 GND	D 39
40	40
41 DIR	VCC 41
C13 → 42 A1	OE 42 TAL DTA
C14 → 43 A2	A1 43 D7
C15 → 44 A3	B2 44 D6
TAL → C16 → 45 A4	B3 45 D5
C17 → 46 A5	B4 46 D4
C18 → 47 A6	B5 47 D3
C19 → 48 A7	B6 48 D2
C20 → 49 A8	B7 49 D1
50 GND	B8 50 D0

✓F1-VCC ✓E1-VCC ✓E10-GND

✓F12-VCC ✓E12-VCC ✓E21-GND

✓F23-VCC ✓E30-GND ✓F32-VCC ✓E39-GND

Addr-H: ← 0xBF

✓E1-E2 ✓E2-E4 ✓E4-E5 ✓E5-E6

✓E6-E7 ✓E7-E8 ✓E8-E9 ✓E3-GND

Addr-L2 & Count

✓E13-E38 ✓E14-E37 ✓E15-E33

✓E16-E34 ✓E17-E29 ✓E18-E28

✓E19-E24 ✓E20-E25

Address Bus

✓D3-F3 ✓D4-F4 ✓D5-F5 ✓D6-F6

✓D7-F7 ✓D8-F8 ✓D9-F9 ✓D10-F10

✓D14-F14 ✓D15-F15 ✓D16-F16 ✓D17-F17

✓D18-F18 ✓D19-F19 ✓D20-F20 ✓D21-F21

Counter preload to zero

✓E23-F24 ✓F24-GND ✓F29-F30 ✓F20-GND

✓E32-F33 ✓F33-GND ✓F38-F39 ✓F39-GND

SPADDR

✓F2-F13 ✓F13-A33 (pull up)

✓A33-(A31-17) probe ✓(B)G16-A33 Rom

Clock

✓F25-F34 ✓C34-F34

COUNT LOGIC

✓F26-E35 RCO → CTEN

✓E27-E36 D/U + e SPSEL0

✓(A)H22-E27 SPSEL0 pulldown

✓(A)H23-D34 SPSEL1 pulldown ✓D35-E26 SPSEL1 → CTEN

✓(B)J44-(A)H22 SPSEL0 ROM ✓(B)J44-(C)J1-19

✓(B)J43-(A)H23 SPSEL1 ROM ✓(B)J43-(C)J1-6 > probe

RST

✓F28-F37 ✓(B)E21-F28

Group C

Control ROMs Bank 2

G	J
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50

ROM2

AT28C256

H

H

ROM3

AT28C256

✓J4-Vcc ✓G17-GND ✓J32-Vcc ✓G45-GND
 ✓J5-Vcc ✓J10-GND ✓J12-GND
 ✓J33-Vcc ✓J38-GND ✓J40-GND

Address bonding

✓G4-G32 ✓G5-G33 ✓G6-G34
 ✓G7-G35 ✓G8-G36 ✓G9-G37
 ✓G10-G38 ✓G11-G39 ✓G12-G40
 ✓G13-G41 ✓J6-J34 ✓J7-J35
 ✓J8-J36 ✓J9-J37 ✓J11-J39

Instruction mapping from group B

All ties identical B→C

✓G32 ✓G33 ✓G34
 ✓G35 ✓G36 ✓G37
 ✓G38 ✓G39 ✓G40
 ✓G41 ✓J34 ✓J35
 ✓J36 ✓J37 ✓J39

ROM2 signals Group C, J2 probe

✓G14 D0 ADDR (D)B13 ✓J16 D4 AWH (D)C1
 ✓G15 D1 BADDR (D)F13 ✓J15 D5 AWH (D)C12
 ✓G16 D2 ALVOPW (E)A41 ✓J14 D6 BWH (D)C23
 J17 D3 STRES ✓J13 D7 BWH (D)C34


ROM3 signals

✓G42 D0 CDSELO ✓J44 D4 MASKINT
 ✓G43 D1 CDSECI ✓J43 D5 UMASKINT
 ✓G44 D2 CDSECI2 J42 D6 CONSELO
 ✓J45 D3 CDSECI3 J41 D7 CONSECI

NOR gates (for CDSEL Group E)

✓H21-Vcc ✓G27-GND
 ✓H23-H24 ✓H25-H26 ✓H24-H25 ✓H26-GND
 ✓G25-GND G21=CDACT
 ✓G42-G22 CDSELO
 ✓G43-G23 CDSECI
 ✓G44-G24 CDSECI2

Registers A + B



(A/B)WH write high

(A/B)WL write low

Group D

Register A outputs

A	B
1 DIR	VCC
AH72 A1	OE
AH63 A2	B1
AH54 A3	B2
AH45 A4	B3
AH36 A5	B4
AH27 A6	B5
AH18 A7	B6
AH09 A8	B7
10 GND	B8
11	
12 DIR	VCC
AL713 A1	OE
AL614 A2	B1
AL515 A3	B2
AL416 A4	B3
AL317 A5	B4
AL218 A6	B5
AL119 A7	B6
AL020 A8	B7
21 GND	B8
22 10K	22 VCC
23 10K	23
24 10K	24
ALV725 10K	25 ALV7AH
ALV626 10K	26 ALV6AL
ALV527 10K	27 ALV5AI
ALV428 10K	28 ALV4AO
29	29
30 DIR	VCC
AH731 A1	OE
AH632 A2	B1
AH533 A3	B2
AH434 A4	B3
AH335 A5	B4
AH236 A6	B5
AH137 A7	B6
AH038 A8	B7
39 GND	B8
40	40
41 DIR	VCC
AL742 A1	OE
AL643 A2	B1
AL544 A3	B2
AL445 A4	B3
AL346 A5	B4
AL247 A6	B5
AL148 A7	B6
AL049 A8	B7
50 GND	B8

✓B1-VCC ✓A1-B1 ✓A10-GND
 ✓B12-VCC ✓A12-B12 ✓A21-GND
 ✓B30-VCC ✓A30-B30 ✓A39-GND
 ✓B41-VCC ✓A41-B41 ✓A50-GND

Output enables

✓(C)G14-B13 ✓B2-B13 Addr OE
 ✓(E)B45-B42 ✓(C)D37-B31 ALU OE
 ✓(E)B45-(C)D36 inv

Input Ganging

✓A2-A31 ✓A3-A32 ✓A4-A33
 ✓A5-A34 ✓A6-A35 ✓A7-A36
 ✓A8-A37 ✓A9-A38 ✓A13-A42
 ✓A14-A43 ✓A15-A44 ✓A16-A45
 ✓A17-A46 ✓A18-A47 ✓A19-A48 ✓A20-A49

Inputs

✓A2-D2 ✓A3-D5 ✓A4-D6 ✓A5-D9
 ✓A6-C9 ✓A7-C6 ✓A8-C5 ✓A9-C2
 ✓A13-D13 ✓A14-D16 ✓A15-D17 ✓A16-D20
 ✓A17-C20 ✓A18-C17 ✓A19-C16 ✓A20-C13

Address bus

✓(C)F3-B3 ✓F4-B4 ✓F5-B5 ✓F6-B6
 ✓(C)F7-B7 ✓F8-B8 ✓F9-B9 ✓F10-B10
 ✓F14-B14 ✓F15-B15 ✓F16-B16 ✓F17-B17
 ✓F18-B18 ✓F19-B19 ✓F20-B20 ✓F21-B21

ALU Bus ganging

✓B32-B43 ✓B33-B44 ✓B34-B45
 ✓B35-B46 ✓B36-B47 ✓B37-B48
 ✓B38-B49 ✓B39-B50

ALU-A pull up

✓B39-B28 ✓B38-B27 ✓B37-B26 ✓B36-B25
 ✓B35-A28 ✓B34-A27 ✓B33-A26 ✓B32-A25
 ✓B22-VCC

Group D, J1 - Register A Pod (C2)

✓1 - GND	✓14 - GND	
2 - CLK-NC	✓15 - (15) - D2	15-8 AH
✓3 - (14) - D5	✓16 - (13) - D6	7-0 AL
✓4 - (12) - D9	✓17 - (11) - C9	
✓5 - (10) - C6	✓18 - (9) - C5	
✓6 - (8) - C2	✓19 - (7) - D13	
✓7 - (6) - D16	✓20 - (5) - D17	
✓8 - (4) - D20	✓21 - (3) - C20	
✓9 - (2) - C17	✓22 - (1) - C16	
✓10 - (0) - C13	✓23 - GND	
11	24	
12	25	
13	26	

Group D, J2 - Register B Pod (C3)

✓1 - GND	✓14 - GND	
2 - CLK-NC	✓15 - (15) - D24	15-8 BH
✓3 - (14) - D27	✓16 - (13) - D28	7-0 BL
✓4 - (12) - D31	✓17 - (11) - C31	
✓5 - (10) - C28	✓18 - (9) - C27	
✓6 - (8) - C24	✓19 - (7) - D35	
✓7 - (6) - D38	✓20 - (5) - D39	
✓8 - (4) - D42	✓21 - (3) - C42	
✓9 - (2) - C39	✓22 - (1) - C38	
✓10 - (0) - C35	✓23 - GND	
11	24	
12	25	
13	26	

Group D			
C	D		
1	CLKEN	VCC	1
AH02	1Q	8Q	2AH7
PO3	1D	9D	3D7
DI4	2D	7D	4D6
AH15	2Q	7Q	5AH6
AH26	3Q	6Q	6AH5
D27	3D	6D	7D5
D38	4D	5D	8D4
AH39	4Q	5Q	9AH4
10	GND	CLK	10
11			11
12	CLKEN	VCC	12
AL013	1Q	8Q	13AL7
PO14	1D	8D	14D7
DI15	2D	7D	15D6
AL16	2Q	7Q	16AL6
AL217	3Q	6Q	17AL5
D218	3D	6D	18D5
D319	4D	5D	19D4
AL320	4Q	5Q	20AL4
21	GND	CLK	21
22			22
23	CLKEN	VCC	23
BH024	1Q	8Q	24BH7
PO25	1D	8D	25D7
PI26	2D	7D	26D6
BH127	2Q	7Q	27BH6
BH228	3Q	6Q	28BH5
D229	3D	6D	29D5
D330	4D	5D	30D4
BH331	4Q	5Q	31BH4
32	GND	CLK	32
33			33
34	CLKEN	VCC	34
BL035	1Q	8Q	35BL7
PO36	1D	8D	36D7
DI37	2D	7D	37D6
BL138	2Q	7Q	38BL6
BL239	3Q	6Q	39BL5
D240	3D	6D	40D5
D341	4D	5D	41D4
BL342	4Q	5Q	42BL4
43	GND	CLK	43
44			44
45			45
46			46
47			47
48			48
49			49
50			50

Registers A/B

✓DI-VCC ✓C10-GND ✓D12-VCC ✓C21-GND
 ✓D23-VCC ✓C32-GND ✓D34-VCC ✓C43-GND

Data Bus Ganging AH → AL
 ✓C3-C14 ✓C4-C15 ✓C7-C18 ✓C8-C19
 ✓D3-D14 ✓D4-D15 ✓D7-D18 ✓D8-D19

AL → BH
 ✓C14-C25 ✓C15-C26 ✓C18-C29 ✓D9-C30
 ✓D14-D25 ✓D15-D26 ✓D18-D29 ✓D19-D30

BH → BL
 ✓C25-C36 ✓C26-C37 ✓C29-C40 ✓C30-C41
 ✓D25-D36 ✓D26-D37 ✓D29-D40 ✓D30-D41

BL → Data Bus
 ✓(C)F43-D36 D7 ✓(C)F44-D37 D6
 ✓(C)F45-D40 D5 ✓(C)F46-D41 D4
 ✓(C)F47-C41 D3 ✓(C)F48-C40 D2
 ✓(C)F49-C37 D1 ✓(C)F50-C36 D0

Clock
 ✓(C)F34-D32 ✓D32-D43
 ✓D10-D21 ✓D21-D32

Write signals - see group C A-J

Group D

Register B outputs

E	F
1 DIR	Vcc
BH7 2 A1	OE
BH6 3 A2	B1
BH5 4 A3	B2
BH4 5 A4	B3
BH3 6 A5	B4
BH2 7 A6	B5
BH1 8 A7	B6
BH0 9 A8	B7
10 GND	B8
11	11
12 DIR	Vcc
BL7 13 A1	OE
BL6 14 A2	B1
BL5 15 A3	B2
BL4 16 A4	B3
BL3 17 A5	B4
BL2 18 A6	B5
BL1 19 A7	B6
BL0 20 A8	B7
21 GND	B8
22 10k	22 Vcc
23 10k	23
24 10k	24
ALUB7 25 10k	25 ALUB7
ALUB6 26 10k	26 ALUB6
ALUB5 27 10k	27 ALUB5
ALUB4 28 10k	28 ALUB4
29	29
30 DIR	Vcc
BH7 31 A1	OE
BH6 32 A2	B1
BH5 33 A3	B2
BH4 34 A4	B3
BH3 35 A5	B4
BH2 36 A6	B5
BH1 37 A7	B6
BH0 38 A8	B7
39 GND	B8
40	40
41 DIR	Vcc
BL7 42 A1	OE
BL6 43 A2	B1
BL5 44 A3	B2
BL4 45 A4	B3
BL3 46 A5	B4
BL2 47 A6	B5
BL1 48 A7	B6
BL0 49 A8	B7
50 GND	B8

$\checkmark F1-V_{cc}$ $\checkmark E1-F1$ $\checkmark E10-GND$
 $\checkmark F12-V_{cc}$ $\checkmark E12-F12$ $\checkmark E21-GND$
 $\checkmark F30-V_{cc}$ $\checkmark E30-F30$ $\checkmark E39-GND$
 $\checkmark F41-V_{cc}$ $\checkmark E41-F41$ $\checkmark E50-GND$

Output enables

$\checkmark (C)G15-F13$ $\checkmark F2-F13$ Addr OE
 $\checkmark (E)B42-F42$ $\checkmark (C)D39-F31$ ALU OE
 $\checkmark (E)B42-(C)D38in$

Input Ganging

$\checkmark E2-E31$ $\checkmark E3-E32$ $\checkmark E4-E33$ $\checkmark E5-E34$
 $\checkmark E6-E35$ $\checkmark E7-E36$ $\checkmark E8-E37$ $\checkmark E9-E38$
 $\checkmark E13-E42$ $\checkmark E14-E43$ $\checkmark E15-E44$ $\checkmark E16-E45$
 $\checkmark E17-E46$ $\checkmark E18-E47$ $\checkmark E19-E48$ $\checkmark E20-E49$

Inputs from BH/BL outputs

$\checkmark E31-D24$ $\checkmark E32-D27$ $\checkmark E33-D28$ $\checkmark E34-D31$
 $\checkmark E35-C31$ $\checkmark E36-C28$ $\checkmark E37-C27$ $\checkmark E38-C24$
 $\checkmark E42-D35$ $\checkmark E43-D38$ $\checkmark E44-D39$ $\checkmark E45-D42$
 $\checkmark E46-C42$ $\checkmark E47-C39$ $\checkmark E48-C38$ $\checkmark E49-C35$

Address Bus


$\checkmark B3-F3$ $\checkmark B4-F4$ $\checkmark B5-F5$ $\checkmark B6-F6$
 $\checkmark B7-F7$ $\checkmark B8-F8$ $\checkmark B9-F9$ $\checkmark B10-F10$
 $\checkmark B14-F14$ $\checkmark B15-F15$ $\checkmark B16-F16$ $\checkmark B17-F17$
 $\checkmark B18-F18$ $\checkmark B19-F19$ $\checkmark B20-F20$ $\checkmark B21-F21$

ALU Bus' ganging

$\checkmark F32-F43$ $\checkmark F33-F44$ $\checkmark F34-F45$
 $\checkmark F35-F46$ $\checkmark F36-F47$ $\checkmark F37-F48$
 $\checkmark F38-F49$ $\checkmark F39-F50$

ALU B pull-up

$\checkmark F39-F28$ $\checkmark F38-F27$ $\checkmark F37-F26$ $\checkmark F36-F25$
 $\checkmark F35-E28$ $\checkmark F34-E27$ $\checkmark F33-E26$ $\checkmark F32-E25$
 $\checkmark F22-V_{cc}$



Group D

G	J
1	1
2	2
3	3
ALUOP4	A14 VCC
ALUOP2	A12 WE
B7	A7 A13
B6	A6 CinLSBA8
B5	A5 CinMSBA9
B4	A4 A11
A7	A3 OE
A6	A2 A10
A5	A1 CE
A4	A0 Z D7
D4	D0 E D6
D5	D1 CoutMSBD5
D6	D2 CoutLSBD4
17	GND D3
18	
19	
20	HV
21	VCC
22	ZH
23	ZL
24	ZERO
25	EH
26	EL
27	EQUAL
28	HV
29	
30	
31	
ALUOP4	A14 VCC
ALUOP2	A12 WE
B3	A7 A13
B2	A6 CinLSBA8
B1	A5 CinMSBA9
B0	A4 A11
A3	A3 OE
A2	A2 A10
A1	A1 CE
A0	A0 Z D7
D0	D0 E D6
D1	D1 CoutMSBD5
D2	D2 CoutLSBD4
45	GND D3
46	
47	
48	
49	
50	

C/D REGS

ALU

✓J4-VCC ✓A17-GND ✓J32-VCC ✓G45-GND
 ✓J12-GND ✓J40-GND ✓H21-VCC
 ✓J5-VCC ✓J33-VCC ✓G27-GND

output enable ALUD

✓(B)J41-J38 ✓J38-J10

ALU OP - see group E A-B

✓J39-(E)A42 ALU0 ✓J34-(E)A49 ALU3
 ✓J27-(E)A45 ALU1 ✓J32-(E)B49 ALU4
 ✓G33-(E)A46 ALU2 ✓J35-(E)B46 Cin

Cin gangling: J8-J35 - see group C G-J

Daisy chain: J7-J43 ✓J16-J36

Flags

✓J13-H22 ✓J41-H23
 ✓J14-H25 ✓J42-H26

see (F) A-B for
 flags handling

ALU A Bus In

✓B39-G41 B38-G40 ✓B37-G39 ✓B36-G38
 ✓B35-G13 ✓B34-G12 ✓B33-G11 ✓B32-G10

ALU B Bus In

✓F39-G37 ✓F38-G36 ✓F37-G35 ✓F36-G34
 ✓F35-G9 ✓F34-G8 ✓F33-G7 ✓F32-G6


Data Bus out

✓D0 G42-A43 ✓D4 G14-(E)B48
 ✓D1 G43-A44 ✓D5 G15-B47
 ✓D2 G44-A47 ✓D6 G16-B49
 ✓D3 J45-A48 ✓D7 J17-B43

ALU OP gangling

✓G4-G32 ✓G5-G33 ✓J6-J34
 ✓J9-J37 ✓J11-J39 ✓J8-J35 Cin

main (1 of 1)



* Load signals are asynchronous in the '191, so all load signals route through OR gates with CLK to ensure loading ends when CLK ↑

LD	CLK	LD0
0	0	0
0	1	1
1	0	1
1	1	1

NOR output to /G2A
 CDSEL3 to /G2B for C
 CDSEL3 to G1 for D

- 0/8 do nothing
- 1/9 load low
- 2/1A load high
- 3/1B increment
- 4/1C decrement
- 5/1D low to data bus
- 6/1E hi to data bus
- 7/1F addr bus

Group E

A		B
1 DIR		VCC 1
C15 2 A1		OE 2
C14 3 A2		B1 3 A15
C13 4 A3	1245	B2 4 A14
C12 5 A4		B3 5 A13
C11 6 A5		B4 6 A12
C10 7 A6	CH	B5 7 A11
C9 8 A7		B6 8 A10
C8 9 A8		B7 9 A9
10 GND		B8 10 A8
11		11
12 DIR		VCC 12
C7 13 A1		OE 13
C6 14 A2		B1 14 A7
C5 15 A3	1245	B2 15 A6
C4 16 A4		B3 16 A5
C3 17 A5		B4 17 A4
C2 18 A6		B5 18 A3
C1 19 A7	CL	B6 19 A2
C0 20 A8		B7 20 A1
21 GND		B8 21 A0
22		22
DB5 23 B		VCC 23
C13 24 QB		A 24 DB4
C12 25 QA		CLK 25
26 CTEN	1/91	RCO 26
27 D/U	max/min	27
C14 28 Qc	CH-H	LOAD 28 Load hi
C15 29 QD		C 29 DB6
30 GND		D 30 DB7
31		31
DB1 32 B		VCC 32
C9 33 Q6		A 33 DB0
C8 34 QA		CLK 34
35 CTEN	1/91	RCO 35
36 D/U	max/min	36
C10 37 Qc	CH-L	LOAD 37 Load hi
C11 38 QD		C 38 DB2
39 GND		D 39 DB3
40		40
ALW (C) 41 CLK		VCC 41
ALW 42 1Q		EQ 42 B hi/lo
D0 43 1D		8D 43 D7
D1 44 2D		7D 44 D6
ALW1 45 2Q		7Q 45 A hi/lo
ALW2 46 3Q		6Q 46 Cin
D2 47 3D		6D 47 D5
D3 48 4D		5D 48 D4
ALW3 49 4Q		5Q 49 ALW4
50 GND		CLK 50 → (D) D43

C/D regs

Address Bus - yellow

(D)	(D)	(D)	(D)
A15 F3-B3 ✓	A11 F7-B7 ✓	A7 F14-B14 ✓	A3 F18-B18 ✓
F4-B4 ✓	F8-B8 ✓	F15-B15 ✓	F19-B19 ✓
F5-B5 ✓	F9-B9 ✓	F16-B16 ✓	F20-B20 ✓
F6-B6 ✓	F10-B10 ✓	F17-B17 ✓	F21-B21 ✓

Address buffer input - green

✓A29-A2 C15	✓A38-A6 C11
✓A28-A3 C14	✓A37-A7 C10
✓A24-A4 C13	✓A33-A8 C9
✓A25-A5 C12	✓A34-A9 C8
✓C7-A13 C7	✓C16-A17 C3
✓C6-A14 C6	✓C15-A18 C2
✓C2-A15 C5	✓C11-A19 C1
✓C3-A16 C4	✓C12-A20 C0

Address Buffer control/Power

✓A1-B1	✓B1-VCC	✓A10-GND
✓A12-B12	✓B12-VCC	✓A21-GND

Data bus input - CH - red

✓B43-B30 DB7	✓A48-B39 DB3
✓B44-B29 DB6	✓A47-B38 DB2
✓B47-A23 DB5	✓A44-A32 DB1
✓B48-B24 DB4	✓A43-B33 DB0

Counter Power

✓B23-VCC	✓A30-GND
✓B32-VCC	✓A39-GND

ALU op register

✓B41-VCC	✓A50-GND	✓B50-(D) D43 CLK
----------	----------	------------------

Data bus

(D)	(D)
✓D0-A43-C36	✓D4-B48-D41
✓D1-A44-C37	✓D5-B47-D40
✓D2-A47-C40	✓D6-B44-D37
✓D3-A48-C41	✓D7-B43-D36

C Group E D			
D85	1 B	Vcc	1
C5	2 QB	A	2 DB4
C4	3 QA	CLK	3
	4 CTEN	REC	4
	5 D/U	max/min	5
C6	6 Qc	CL-H LOAD	6 Load Lo
C7	7 Qa	C	7 DB6
	8 GND	D	8 DB7
	9		9
D81	10 B	Vcc	10
C1	11 QB	A	11 DB0
C2	12 QA	CLK	12
Cen	13 CTEN	REC	13
	14 D/U	max/min	14
C2	15 Qc	CL-L LOAD	15 Load Lo
C3	16 Qd	C	16 DB2
	17 GND	D	17 DB3
	18		18
D85	19 B	Vcc	19
D5	20 Qb	A	20 DB4
D4	21 QA	CLK	21
	22 CTEN	REC	22
	23 D/U	max/min	23
D6	24 Qc	CL-L LOAD	24
D7	25 Qd	C	25 DB6
	26 GND	D	26 DB7
	27		27
D81	28 B	Vcc	28
D1	29 Qb	A	29 DB0
D0	30 QA	CLK	30
	31 CTEN	REC	31
	32 D/U	max/min	32
D2	33 Qc	CL-L LOAD	33
D3	34 Qd	C	34 DB2
	35 GND	D	35 DB3
	36		36
CDSEL0	37 A0	Vcc	37
CDSEL1	38 B1	Y0	38
CDSEL2	39 C2	Y1	39 Load Lo
CDACT	40 G2A	Y2	40 Load hi
CDSEL3	41 G2B	Y3	41 inc
Vcc	42 G1	E-ctrl	42 dec
addr	43 Y7	Y5	43 data lo
	44 GND	Y6	44 data hi
	45		45
	46		46
	47 RST	Vcc	47
PS2 CLK	48 D3	D2	48 SH CLK
PS2 DATA	49 D4	D1	49 SH DATA
	50 GND	D0	50 ENT

C/D regs

Power

✓D1-Vcc ✓C8-GND ✓D10-Vcc ✓C17-GND
✓D19-Vcc ✓C26-GND ✓D28-Vcc ✓C35-GND

PS2 controller

✓D47-Vcc ✓C50-GND ✓(C)F37-C47 RST
✓D50-(F)D10 D49-(F)P36 SH DATA D48-(F)F38 SH CLK
✓C48-(A)A42 PS2 CLK ✓C49-(A)B45 PS2 DATA

Data Bus Input - CL - red

✓D8-DB6 DB7 ✓D35-D17 DB3
✓D7-DB5 DB6 ✓D34-D16 DB2
✓C19-C1 DB5 ✓C28-C10 DB1
✓D20-DB2 DB4 ✓D29-D11 DB0

Data Bus Input - DL - red

✓B30-DB6 DB7 ✓B39-D35 DB3
✓B29-DB5 DB6 ✓B38-D34 DB2
✓A23-C19 DB5 ✓A32-C28 DB1
✓B24-D20 DB4 ✓B33-D29 DB0

✓CDACT (C)G21-C40
✓CDSEL0 (C)G42-C37 ✓CDSEL2 (C)G44-C39
✓CDSEL1 (C)G43-C38 ✓CDSEL3 (C)G45-C41

C-ctrl logic

✓B37-Vcc ✓C44-GND ✓C42-Vcc

✓D6-D15 ✓(F)F26-D15-Load Lo out

✓B28-B37

✓A27-A36 ✓A27-C5 ✓C5-C14 ✓A36-D41-D/U

✓D41-(D)G21 ✓D42-(D)G22 ✓(D)G23-C13-Cen

✓B2-B13 ✓B13-C43 addr bus

✓D13-C4 ✓D4-A35 ✓B35-A26-REC-CTEN

✓B25-B34 ✓B34-D30 ✓D30-D21

✓D21-D12 ✓D12-D3 ✓B34-B50 } CLK

E Group E			F
1	DIR	VCC	1
D15 2	A1	OE	2
D14 3	A2	B1	3A5
D13 4	A3	B2	4A4
D12 5	A4	B3	5A3
D11 6	A5	B4	6A2
D10 7	A6	B5	7A1
D9 8	A7	B6	8A0
D8 9	A8	B7	9A9
10	GND	B8	10A8
11			11
12	DIR	VCC	12
D7 13	A1	OE	13
D6 14	A2	B1	14A7
D5 15	A3	B2	15A6
D4 16	A4	B3	16A5
D3 17	A5	B4	17A4
D2 18	A6	B5	18A3
D1 19	A7	B6	19A2
D0 20	A8	B7	20A1
21	GND	B8	21A0
22			22
DB5 23	B	VCC	23
D13 24	QB	A	24DB4
D12 25	QA	CLK	25
26	CTEN	TRC0	26
27	D10	m/m	27
D14 28	QC	LoA0	28
D15 29	QD	C	29DB6
30	GND	D	30DB7
31			31
D13 32	B	VCC	32
D9 33	QB	A	33DB0
D8 34	QA	CLK	34
35	CTEN	TRC0	35
36	D10	m/m	36
D10 37	QC	LoA0	37
D11 38	QD	C	38DB2
39	GND	D	39DB3
40			40
C0SEL 41	A0	VCC	41
C0SEL 42	B1	Y0	42
C0SEL 43	C2	Y1	43 Load lo
C0ACT 44	G2A	Y2	44 Load hi
GND 45	G2B	Y3	45 inc
C0SEL 46	G1	Y4	46 dec
addr 47	Y7	Y5	47 data lo
48	GND	Y6	48 data hi
49			49
50			50

C/D regs

Address Bus - yellow

A15 B3-F3 ✓	A11 B7-F7 ✓	A7 B14-F14 ✓	A3 B18-F18 ✓
B4-F4 ✓	B8-F8 ✓	B15-F15 ✓	B19-F19 ✓
B5-F5 ✓	B9-F9 ✓	B16-F16 ✓	B20-F20 ✓
B6-F6 ✓	B10-F10 ✓	B17-F17 ✓	B21-F21 ✓

Address Bus buffer input - D - green

✓E29-E2	D15	✓E38-E6	D11
✓E28-E3	D14	✓E37-E7	D10
✓E24-E4	D13	✓E33-E8	D9
✓E25-E5	D12	✓E34-E9	D8
✓C25-E13	D7	✓C34-E17	D3
✓C24-E14	D6	✓C33-E18	D2
✓C20-E15	D5	✓C29-E19	D1
✓C21-E16	D4	✓C30-E20	D0

Address buffer control/Power

✓E1-F1	✓F1-VCC	✓E10-GND
✓E12-F12	✓F12-VCC	✓E21-GND

Data Bus Input - D H - red

✓D26-F30	DB7	✓D35-F39	DB3
✓D25-F29	DB6	✓D34-F38	DB2
✓C19-E23	DB5	✓C28-E32	DB1
✓D20-F24	DB4	✓D29-F33	DB0

COUNTER power

✓F23-VCC	✓E30-GND
✓F32-VCC	✓E39-GND

D-ctrl logic

✓F41-VCC	✓E48-GND	} From C-ctrl
✓C37-E41	✓C39-E43	
✓C38-E42	✓C40-E44	
✓E45-GND		
✓D24-D33	✓D33-(F)D27	Load lo
✓F28-F37	✓F37-(F)D30	Load hi
✓C32-C23	✓C23-E27	✓E27-E36
✓F45-(D)G24	✓F46-(D)G25	✓(D)G26-C31
✓F2-F13	✓F13-E47	addr bus
✓D31-C22	✓D22-E35	✓F35-E26
✓D21-F25	✓D30-F34	CLK

Group E

C/D out to data bus

G _n		14
1		1
2		2
3		3
4		4
5		5
6		6
7		7
8	DIR	VCC
9	A1	OE
10	A2	D1
11	A3	B2
12	A4	B3
13	A5	B4
14	A6	B5
15	A7	B6
16	A8	B7
17	GND	B8
18		
19	DIR	VCC
20	A1	OE
21	A2	B1
22	A3	B2
23	A4	B3
24	A5	B4
25	A6	B5
26	A7	B6
27	A8	B7
28	GND	B8
29		
30	DIR	VCC
31	A1	OE
32	A2	B1
33	A3	B2
34	A4	B3
35	A5	B4
36	A6	B5
37	A7	B6
38	A8	B7
39	GND	B8
40		
41	DIR	VCC
42	A1	OE
43	A2	B1
44	A3	B2
45	A4	B3
46	A5	B4
47	A6	B5
48	A7	B6
49	A8	B7
50	GND	B8

1245 CH

1245 CC

1245 BH

1245 DL

Power

✓H8-VCC ✓G8-H8 ✓G17-GND
 ✓H19-VCC ✓G19-H19 ✓G28-GND
 ✓H30-VCC ✓G30-H30 ✓G39-GND
 ✓H41-VCC ✓G41-H41 ✓G50-GND

Control - blue

✓D43-H20 CL ✓D44-H49 CH
 ✓F47-H42 DL ✓F48-H31 DH

Data bus ganging - red

✓H10-H21	✓H11-H22	✓H12-H23	✓H13-H24
✓H14-H25	✓H15-H26	✓H16-H27	✓H17-H28
✓H21-H32	✓H22-H33	✓H23-H34	✓H24-H35
✓H25-H36	✓H26-H37	✓H27-H38	✓H28-H39
✓H32-H43	✓H33-H44	✓H34-H45	✓H35-H46
✓H36-H47	✓H37-H48	✓H38-H49	✓H39-H50

Data bus - red

✓DB7 F30-H32 ✓DB3 F39-H36
 ✓DB6 F29-H33 ✓DB2 F38-H37
 ✓DB5 E23-H34 ✓DB1 E32-H38
 ✓DB4 F24-H35 ✓DB0 F33-H39

Reg to inputs - green

C15 A2-G9 ✓	C7 A13-G20 ✓
C14 A3-G10 ✓	C6 A14-G21 ✓
C13 A4-G11 ✓	C5 A15-G22 ✓
C12 A5-G12 ✓	C4 A16-G23 ✓
C11 A6-G13 ✓	C3 A17-G24 ✓
C10 A7-G14 ✓	C2 A18-G25 ✓
C9 A8-G15 ✓	C1 A19-G26 ✓
C4 A9-G16 ✓	C0 A20-G27 ✓

D15 E2-G31 ✓	D7 E13-G42 ✓
D14 E3-G32 ✓	D6 E14-G43 ✓
D13 E4-G33 ✓	D8 E15-G44 ✓
D12 E5-G34 ✓	D4 E16-G45 ✓
D11 E6-G35 ✓	D3 E17-G46 ✓
D10 E7-G36 ✓	D2 E18-G47 ✓
D9 E8-G37 ✓	D1 E19-G48 ✓
D8 E9-G38 ✓	D0 E20-G49 ✓

Group F

A	B
IRQ MASK 1	5
ALU-Z 2	1 I ₀
OUT-STATUS 3	1 I ₁
IN-STATUS 4	1 I ₂
ALU-E 5	2 I ₀
OUT-STATUS 6	2 I ₁
IN-STATUS 7	2 I ₂
8	GND
9	
STRES 10	5
ALU-Z 11	1 I ₀
OUT-STATUS 12	1 I ₁
IN-STATUS 13	1 I ₂
ALU-E 14	2 I ₀
OUT-STATUS 15	2 I ₁
IN-STATUS 16	2 I ₂
17	GND
18	
19	DIR
STATUS 20	A1
STATUS 21	A2
STATUS 22	A3
23	A4
24	A5
STATUS 25	A6
STATUS 26	A7
STATUS 27	A8
28	GND
29	
30	DIR
31	A1
32	A2
33	A3
34	A4
35	A5
36	A6
37	A7
38	A8
39	GND
40	
41	DE
42	1 I ₀
43	2 I ₀
44	3 I ₀
45	4 I ₀
46	5 I ₀
47	6 I ₀
48	7 I ₀
49	8 I ₀
50	GND

- IRQ Status Flag hazard protection

- Constants

✓ B1-VCC ✓ A8-GND ✓ B10-VCC ✓ A17-GND
 ✓ B2-B4-GND ✓ B11-B13-GND
 ✓ A2-A11-(D)H24 ZERO
 ✓ A5-A14-(D)H27 EQUAL
 ✓ B6-B15-(D)J15 OVER

✓ A1-(C)C27 IRQ MASK ✓ A10-(C)J17 STRES
 ✓ A3-A12-(B)F15 ✓ A4-(B)F16 ZERO Backup
 ✓ A6-A15-(B)F14 ✓ A7-(B)F13 EQUAL Backup
 ✓ B7-B16-(B)F11 ✓ B8-(B)F12 OVER Backup

✓ A13-(B)E12 ZERO
 ✓ A16-(B)E13 EQUAL
 ✓ B17-(B)E16 OVER

Constants VCC/GND

✓ B19-VCC ✓ A28-GND ✓ B30-VCC ✓ A39-GND
 ✓ A41-VCC ✓ A50-GND ✓ A19-B19 ✓ A30-B30
 ✓ A23-A24 ✓ A24-GND ✓ A13-A27 ✓ A16-A26
 ✓ B17-A25 ✓ A4-A22 ✓ A7-A21 ✓ B8-A20

✓ A31-A33 ✓ A31-GND ✓ A32-A34 ✓ A34-A35
 ✓ A35-A36 ✓ A36-A37 ✓ A37-A38 ✓ A38-VCC

✓ A42-A43 ✓ A43-A44 ✓ A44-A45 ✓ A45-A49
 ✓ A49-GND ✓ A30-B30

IRQ ID - Green

✓ (A)D44-A48 ✓ (A)C43-A47 ✓ (A)C42-A46

IRQ ID Write - Blue

✓ (B)D28-(B)D25 ✓ (B)D24-(C)C28
 ✓ (B)D26-B50

Output Enable - Blue

✓ B20-C47 ✓ B31-C48 ✓ A41-C49

Data Bus - Red

✓ (E)H50-B49 ✓ H49-B48 ✓ H48-B47 ✓ H47-B46
 ✓ (E)H46-B45 ✓ H45-B44 ✓ H44-B43 ✓ H43-B42

✓ B32-B42 ✓ B33-B43 ✓ B34-B44 ✓ B35-B45
 ✓ B36-B46 ✓ B37-B47 ✓ B38-B48 ✓ B39-B49
 ✓ B21-B32 ✓ B22-B33 ✓ B23-B34 ✓ B24-B35
 ✓ B25-B36 ✓ B26-B37 ✓ B27-B38 ✓ B28-B39

Write to IRQ ID when:


+ IRQ not masked -

+ CLK ↑

IRQM	CLK	WRITE
0	0	0
0	1	0
1	0	0
1	1	1


this prevents IRQ ID from changing value while handling an IRQ, should a higher priority interrupt arrive while in handler

Base addr: 0x
ADDRH-EO
ADDRH-EO
PS/2





CLK				
	VCC	GND		DATA


- 11 bits sent on each event;
- 1 start bit (0)
- 8 data bits
- 1 parity bit
- 1 stop bit



C000-C07F = Keyboard
C080-C0FF = Timer

main (1 of 1)





Status as of 2022-11-06

ICB interrupts seem to work fine. But controller takes a long time to start up, so a startup delay in the program is needed. Should replace this with a startup detection sequence like the attiny writing a known sequence of bytes and triggering a series of interrupts.

The IRQ and RETI instructions are broken. The SP grows by 2 each interrupt. And the interrupt vector address gets overwritten, which sends the program into an undefined location (0x3F when testing). Probably related to SP leaking.

Status as of 2022-11-13

IRQ is fine. The STIB instruction blows away the D register, which was causing the weird behavior.

ICB is working for basic chars. The controller gets fucky when shift or other flags get toggled.

Status as of 2022-11-24

ICB controller seems to have all gremlins eliminated, but needs to be tested in situ.

Status as of 2022-11-26

ICB controller done, works great.

Timer installed, but test program does not call the interrupt routine. Oscillator/SQR is running. Very weird signal on $\overline{\text{WRAM}}$. $\overline{\text{OE}}$ stays high.

2022-11-27

$\overline{\text{WRAM}}$ pin was mis-wired. Also borked the $\overline{\text{OE}}$ logic. ICB IRQ was stuck low. Fixed all that and timer is now working!


2023-03-12

UART is wired up, but does not work yet. IRQ4 is constantly asserted, despite INTR line being low (and DR). Write cycle looks good on timing and WR asserts properly. But RD does not. So at least two problems: $\text{INTR} \rightarrow \text{INR} \rightarrow \text{IRQ4}$, and RD computation logic.

2023-04-30

$\text{INTR} \rightarrow \text{INR}$ was open fixed that. $\overline{\text{WRAM}}$ was miswired fixed. UART appears to be working after noting that IRQ4/5 were reversed in software. But RS232 adapter may be fried.

Group F



✓F1-Vcc ✓E7-GND
✓F2-D22 ADDR-TIMER
✓F3-D41 WRAM


UART glue Logic

✓E15-GND ✓F9-Vcc ✓E23-GND ✓F17-Vcc ✓E31-GND ✓F25-Vcc
✓C2-E10 A15 ✓C3-E11 A14 ✓C4-E12 A13
✓C5-E13 A12 ✓D6-F14 A11 ✓D5-F13 A10
✓D4-F12 A9 ✓D3-E17 A8 ✓E18-F11 A8
✓F10-F26 ADDR-CI ✓D28-E19 CLK
✓E20-F27 CLK ✓F28-F22 ✓F23-F29
✓D40-F30 WRAM ✓F23-E28 ✓F3-E29 WRAM
✓C10-E21 RST ✓F19-(B)G25 IRQ4
✓F21-(B)G26 IRQ5

Keyboard registers


✓F34-Vcc ✓E41-GND ✓F43-Vcc ✓E50-GND
✓E40-E49 ✓E39-E48 ✓E38-E47 ✓E37-E46
✓E36-E45 ✓E35-E44 ✓E34-E43 ✓F35-E44
✓D49-E49 ✓B48-E48 ✓B47-E47 ✓B46-E46
✓B45-E45 ✓B44-E44 ✓B43-E43 ✓B42-F44
✓F36-(E)D49 SER
✓F38-F39 ✓F47-F48 ✓F39-F47
✓F38-(E)D48 SCLK
✓F41-F45 QH'-SER
✓C10-F40 ✓F40-F49 RST
✓C21-F37 FLAGS-OE
✓D19-F46 KEY-OE

0xC080 - 0xC09F = timer regs 00-1F Timer Circuitry



ADDR-TIMER	WRAM	\overline{OE}
0	0	0
0	1	1
1	0	1
1	1	1

Read and write timing has high latency. 120ns from address stable to data stable on reads, on writes, data must be stable for 80ns then held for 5ns after \overline{WE} goes high. At 2.5MHz, each clock is 400ns (200ns between edges) and so reads should be OK. Writes are more challenging since the data and address have to be held after \overline{WE} goes high, so a special write opcode will be needed.*



Group F

G	J
1 PWR (nc)	Vcc 1
2 nc	WE 2 - WRAM
3 nc	Vbatt 3 - GND
4 RST	nc 4
5 IRQ3	KS 5 - GND
6 A4	SRW 6
7 A3	OE 7 - ADDR-TIMER
8 A2	nc 8
9 A1	CE 9 - ADDR-TIMER
10 A0	D7 10
11 D0	D6 11
12 D1	D5 12
13 D2	D4 13
14 GND	D3 14
15	15
16	16
17 RD	CS0 17
18 WR	Vcc 18
19 D0	DR 19
20 D1	SDI 20
21 D2	INTR 21
22 D3	RST 22
23 D4	TBRC 23 (nc)
24 D5	CO 24 (nc)
25 D6	RTS 25
26 D7	DTR 26
27 A0	DSR 27
28 A1	CTS 28
29 1X	GND 29
30 0X	SDO 30
31	31
32	32
33	33
34	34
35	35
36	36
37 C1+	Vcc 37
38 V+	GND 38
39 C1-	T1out 39 TXD
40 C2+	R1in 40 RXD
41 C2-	R1out 41 GND
42 V-	T1in 42 SDO
43 RTS	T2in 43 RTS
44 CTS	R2out 44 CTS
45	45
46	46
47	47
48	48
49	49
50	50

Timer

✓ J1 - Vcc ✓ G14 - GND

✓ C10 - G4 RST

✓ G5 - (B) G24 IRQ3

✓ J2 - D40 WRAM

✓ J3 - GND Vbatt not used

✓ J5 - GND KS not used

✓ F4 - J7 OE

✓ J9 - F2 ADDR-TIMER

✓ G6 - (E) F17 A4 ✓ G7 - (E) F18 A3

✓ G8 - (E) F19 A2 ✓ G9 - (E) F20 A1 ✓ G10 - (E) F21 A0

✓ G11 - (E) H17 D0 ✓ G12 - (E) H16 D1 ✓ G13 - (E) H15 D2

✓ J14 - (E) H14 D3 ✓ J13 - (E) H13 D4 ✓ J12 - (E) H12 D5

✓ J11 - (E) H11 D6 ✓ J10 - (E) H10 D7

UART Control

✓ G17 - F31 RD ✓ G18 - E30 WR ✓ J17 - E9 CS0

✓ J29 - GND ✓ J18 - Vcc ✓ J21 - F18 INTR

✓ J22 - E22 RST ✓ J19 - F20 DR ✓ G29 - G32 ✓ G30 - H32

✓ H32 - H35 ✓ H34 - GND ✓ G32 - G34

✓ G35 - GND

✓ G11 - G19 D0 ✓ G12 - G20 D1 ✓ G13 - G21 D2

✓ J14 - G22 D3 ✓ J13 - G23 D4 ✓ J12 - G24 D5

✓ J11 - G25 D6 ✓ J10 - G26 D7

✓ G10 - G27 A0 ✓ G9 - G28 A1

UART Addr/Data

MAX202 Charge Pumps

✓ H37 - Vcc ✓ H38 - GND ✓ J33 - Vcc ✓ J32 - G38

✓ J34 - G37 ✓ J35 - G39 ✓ J36 - G40 ✓ J37 - G41

✓ J38 - GND ✓ J39 - G42

MAX202 - DB9 - UART

✓ J30 - H42 ✓ H39 - (J1-6) TXD

✓ J20 - H41 ✓ H40 - (J1-15) RXD

✓ J25 - H43 ✓ G43 - (J1-2) RTS

✓ J28 - H44 ✓ G44 - (J1-3) CTS

5-Wire Serial

GND - GND - GND



SDO → T1in T1out → TXD

SDI ← R1out R1in ← RXD

RTS → T2in T2out → RTS

CTS ← R2out R2in ← CTS

UART glue logic



Note: DATA must stay valid for 20ns after $\overline{RD}/\overline{WR}$ reset. CS0 must stay valid for 50ns after $\overline{RD}/\overline{WR}$ reset.

10 MHz XTAL for baud rate generator
1.73% error for each:




baud	prescaler	divisor
2400	4	64
4800	4	32
9600	3	22
19200	4	8
38400	1	16
115200	1	16/3

F-J1 RS-232 port


F-11 RS-232 Port

	<u>51</u>	<u>DS9</u>	<u>51</u>	<u>DS9</u>
5 4 3 2 1	1 - DSR (6)	14 - DCD (1)		
18 17 16 15 14	2 - RTS (7)	15 - RXD (2)		
14	3 - CTS (8)	16 - TXD (3)		
	4 - RI (9)	17 - DTR (4)		
	5 - NC	18 - GND (5)		


Extended RAM glue logic



0xC200 - Write SEGD
0xC201 - Write SEGE
0xDxxx - R/W RAMP SEGD
0Exxx - R/W RAMP SEGE



For 1st half of clock cycle during a write operation, RAM and ROM bus will both be active. Hopefully does not cause problems.



Auxiliary Board bus interface

View from bottom (r.n side)

21	GN15 • Vcc
61	GN15 • GN15
	AP • A7
	A9 • A6
	A10 • A5
	A11 • A4
	A12 • A3
	A13 • A2
	A14 • A1
	A5 • A0
	GN15 • GN15
	D4 • D15
	D5 • D3
	D6 • D2
	D7 • D1
	CLK • D0
	<u>WRAP</u> • <u>CE</u>
	WRAP • <u>OE</u>
	• •
	• •
	GN15 • Vcc
	80
	40

Extended RAM Read Buffers

A	B
GND 1	DIR ← VCC 1
D7 2 A1	OE 2 <u>SEGD-RO</u>
D6 3 A2	B1 3 *A19-D
D5 4 A3	B2 4 *A18-D
D4 5 A4	B3 5 *A17-D
D3 6 A5	B4 6 *A16-D
D2 7 A6	B5 7 *A15-D
D1 8 A7	B6 8 *A14-D
D0 9 A8	B7 9 *A13-D
10 GND	B8 10 *A12-D
GND 11	11 VCC
GND 12	DIR ← VCC 12
D7 13 A1	OE 13 <u>SEGE-RO</u>
D6 14 A2	B1 14 *A19-E
D5 15 A3	B2 15 *A18-E
D4 16 A4	B3 16 *A17-E
D3 17 A5	B4 17 *A16-E
D2 18 A6	B5 18 *A15-E
D1 19 A7	B6 19 *A14-E
D0 20 A8	B7 20 *A13-E
21 GND	B8 21 *A12-E
GND 22	22 VCC
23	VCC 23
24	24 <u>APDR-D</u>
25	25 <u>ADDR-E</u>
26	26 <u>ADDR-DE</u>
27	27
28	28
29 GND	29
GND 30	30 VCC
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50

✓A1-GND

✓A10-GND

✓B1-B11

✓B11-VCC

✓A12-GND

✓A21-GND

✓B12-B11

✓A11-GND

✓A2-A13

✓A3-A14

✓A4-A15

✓A5-A16

✓A6-A17

✓A7-A18

✓A8-A19

✓A9-A20

✓A2-[D7]

✓A3-[D6]

✓A4-[D5]

✓A5-[D4]

✓A6-[D3]

✓A7-[D2]

✓A8-[D1]

✓A9-[D0]

✓B3-F2

✓B4-F5

✓B5-F6

✓B6-F9

✓B7-E9

✓B8-E6

✓B9-E5

✓B10-E2

✓B14-F13

✓B15-F16

✓B16-F17

✓B17-F20

✓B18-E20

✓B19-E17

✓B20-E16

✓B21-E13

✓B2-C43

✓B13-C46

✓B22-VCC

✓B23-B22


✓A29-A22

✓A22-GND

✓B24-C30

✓B25-D31

Extended RAM Glue Logic



ADDR.C2 generation

$\sqrt{D1-VCC}$ $\sqrt{C7-GND}$ $\sqrt{D8-VCC}$ $\sqrt{D1-D8}$ $\sqrt{C8-GND}$
 $\sqrt{C2-C10}$ $\sqrt{A15}$ $\sqrt{C3-C12}$ $\sqrt{A14}$ $\sqrt{C4-D12}$ $\sqrt{A13}$
 $\sqrt{C5-D14}$ $\sqrt{A12}$ $\sqrt{D6-[A11]}$ $\sqrt{D5-[A10]}$
 $\sqrt{D4-C14}$ $\sqrt{A9}$ $\sqrt{D3-[A8]}$

Address inverters

$\sqrt{D8-VCC}$ $\sqrt{C16-GND}$ $\sqrt{D8-D9}$
 $\sqrt{C9-[A15]}$ $\sqrt{C11-[A14]}$ $\sqrt{C13-[A9]}$
 $\sqrt{D14-[A12]}$ $\sqrt{D12-[A13]}$ $\sqrt{D10-[A0]}$

$\sqrt{C7-C8}$ $\sqrt{C15-C16}$ $\sqrt{C23-C24}$ $\sqrt{C31-C32}$ $\sqrt{C39-C40}$
 $\sqrt{D40-VCC}$
Glue logic $\sqrt{D16-VCC}$ $\sqrt{D24-VCC}$ $\sqrt{D32-VCC}$

$\sqrt{D17-D16}$ $\sqrt{D25-D24}$ $\sqrt{D33-D32}$ $\sqrt{D41-D40}$

$\sqrt{D2-C17}$ $\sqrt{D11-C18}$ $\sqrt{C17-C20}$ $\sqrt{D10-C21}$
 $\sqrt{D21-C37}$ $\sqrt{D23-C34}$ $\sqrt{D21-D22}$ $\sqrt{D21-F36}$
 $\sqrt{C16-GND}$ $\sqrt{C24-GND}$ $\sqrt{C32-GND}$ $\sqrt{C40-GND}$

$\sqrt{C25-C9}$ $\sqrt{C26-C11}$ $\sqrt{C28-D13}$ $\sqrt{C29-D14}$
 $\sqrt{D26-D12}$ $\sqrt{D27-D15}$ $\sqrt{C25-D29}$ $\sqrt{C26-D30}$

$\sqrt{D34-[CLK]}$ $\sqrt{D35-[WRAM]}$ $\sqrt{D36-D37}$

$\sqrt{D38-D22}$ $\sqrt{C33-C36}$
 $\sqrt{C42-[WRAM]}$

$\sqrt{C41-C19}$ $\sqrt{C42-C36}$ $\sqrt{C47-C40}$
 $\sqrt{C44-C22}$ $\sqrt{C45-C42}$
 $\sqrt{D42-D36}$ $\sqrt{D43-D23}$

$\sqrt{D34-D45}$ $\sqrt{C42-D46}$ $\sqrt{C36-D47}$

Extended RAM Segment Registers

E Group A F

SEGD-SEL 1	Q	VCC	1
DATA2	1Q	8Q	2 A19D
D03	1D	8D	3 D7
D14	2D	7D	4 D6
D A13	2Q	7Q	5 A18D
D A14	3Q	6Q	6 A17D
D27	3D	6D	7 D5
D38	4D	5D	8 D4
D A15	4Q	5Q	9 A16D
10	GND	CLK	10 WE
GND11	11	11 VCC	11 VCC
SEGE-SEL 12	Q	VCC	12
E A12	1Q	8Q	13 A19E
D014	1D	8D	14 D7
D115	2D	7D	15 D6
E A13	2Q	7Q	16 A18E
E A14	3Q	6Q	17 A17E
D218	3D	6D	18 D5
D319	4D	5D	19 D4
E A15	4Q	5Q	20 A16E
21	GND	CLK	21 WE
GND22	22	22 VCC	22 VCC
ADDR-D 23	S	VCC	23
A12D	1I ₀	0E	24 CND
A12E	1I ₁	4I ₀	25 A15D
A12	1Y	4I ₁	26 A15E
A13D	2I ₀	4Y	27 A14D
A13E	2I ₁	3I ₀	28 A14E
A13	2Y	3I ₁	29 A14E
30	GND	3Y	30 A14
GND31	31	31 VCC	31 VCC
ADDR-D 32	S	VCC	32
A16D	1I ₀	0E	33 GND
A16E	1I ₁	4I ₀	34 A19D
A16	1Y	4I ₁	35 A19E
A17D	2I ₀	4Y	36 A19
A17E	2I ₁	3I ₀	37 A18D
A17	2Y	3I ₁	38 A18E
39	GND	3Y	39 A18
40			40
41			41
42			42
43			43
44			44
45			45
46			46
47			47
48			48
49			49
50			50

Power	✓ E10-GND	✓ F12-F11	✓ E21-GND
✓ F1-F11	✓ E30-GND	✓ F32-F31	✓ E39-GND
✓ F23-F22			

SEG Registers

✓ E1-L19	✓ F10-D36	✓ E12-C22	✓ P21-F10
✓ E23-E32	✓ F24-GND	✓ E32-C30	✓ F33-GND

Data bus

✓ E3-[D02]	✓ E4-[D1]	✓ E7-[D2]	✓ E8-[D3]
✓ F8-[D4]	✓ F7-[D5]	✓ F4-[D6]	✓ F3-[D7]
✓ E3-E14	✓ E4-E15	✓ E7-E18	✓ E8-E19
✓ F8-F19	✓ F7-F18	✓ F4-F15	✓ F3-F14

Seg register to mux

✓ E2-E24	✓ E5-E27	✓ E6-F28	✓ E9-F25
✓ F9-L33	✓ F6-E36	✓ F5-F37	✓ F2-F34
✓ E13-E25	✓ E16-L28	✓ E17-F29	✓ E20-F26
✓ F20-E34	✓ F17-L37	✓ F16-F38	✓ F13-F35

Capacitors

✓ F11-VCC	✓ F22-VCC	✓ F31-VCC
✓ E11-GND	✓ E22-GND	✓ E31-GND

(

()

()

G GROUP A J

1	A18	Vcc	1
2	A16	A15	2 A15
3	A14	A17	3 A17
4	A12	WE	4 WE high
5	A7	A13	5 A13
6	A6	A8	6 A8
7	A5	A9	7 A9
8	A4	A11	8 A11
9	A3	OE	9 OE hi
10	A2	A10	10 A10
11	A1	CE	11 ADDR-DE
12	A0	D7	12 D7
13	D0	D6	13 D6
14	D1	D5	14 D5
15	D2	D4	15 D4
16	GND	D3	16 D3
17		17 Vcc	
18	A18	Vcc	18
19	A16	A15	19 A15
20	A14	A17	20 A17
21	A12	WE	21 WE low
22	A7	A13	22 A13
23	A6	A8	23 A8
24	A5	A9	24 A9
25	A4	A11	25 A11
26	A3	OE	26 OE10
27	A2	A10	27 A10
28	A1	CE	28 ADDR-DE
29	A0	D7	29 D7
30	D0	D6	30 D6
31	D1	D5	31 D5
32	D2	D4	32 D4
33	GND	D3	33 D3
34		34 Vcc	
35			
36			
37			
38			
39			
40			
41			
42			
43			
44			
45			
46			
47			
48			
49			
50			

Extended RAM

✓J1-J17 ✓G16-G17 ✓J18-J17 ✓G33-G17

✓J17-Vcc ✓G17-GND

Control signals

✓J4-D44 ✓J9-C35 ✓J28-J11

✓J21-D39 ✓J26-C38 ✓J28-B26

Data bus Gang

✓G13-G30 ✓G14-G31 ✓G15-G32 ✓J16-J33

✓J15-J32 ✓J14-J31 ✓J13-J30 ✓J12-J29

Data bus

✓G13-[D0] ✓G14-[D1] ✓G15-[D2] ✓J16-[D3]

✓J15-[D4] ✓J14-[D5] ✓J13-[D6] J12-[D7]

Address Gang

✓G1-G18 ✓G2-G19 ✓G3-G20 ✓G4-G21

✓G5-G22 ✓G6-G23 ✓G7-G24 ✓G8-G25

✓G9-G26 ✓G10-G27 ✓G11-G28 ✓G12-G29

✓J2-J19 ✓J3-J20 ✓J5-J22 ✓J6-J23

✓J7-J24 ✓J8-J25 ✓J10-J27

Ext address

✓G1-F39 ✓J3-E38 ✓G2-E35 ✓J2-F27

✓G3-F30 ✓J5-E29 ✓G4-E26

Address

✓J8-[A11] ✓J10-[A10] ✓J7-[A9] ✓J6-[A8]

✓G5-[A7] ✓G6-[A6] ✓G7-[A5] ✓G8-[A4]

✓G9-[A3] ✓G10-[A2] ✓G11-[A1] ✓G12-[A0]

