


## General timing

Screen refresh rate	60 Hz
Vertical refresh	31.46875 kHz
Pixel freq.	25.175 MHz




## Horizontal timing (line)

Polarity of horizontal sync pulse is negative.

Scanline part	Pixels	Time [ $\mu$ s]
Visible area	640	25.422045680238
Front porch	16	0.63555114200596
Sync pulse	96	3.8133068520357
Back porch	48	1.9066534260179
Whole line	800	31.777557100298

0x000 (0) begin drawing ★  
 0x200 (512) end drawing ★  
 0x240 (576) end visible area / begin back porch  
 0x270 (624) end back porch / begin sync pulse ★  
 0x2d0 (720) end sync pulse / begin front porch ★  
 0x320 (800) end front porch / begin visible area / begin drawing ★



## Vertical timing (frame)


Polarity of vertical sync pulse is negative.


Frame part	Lines	Time [ms]
Visible area	480	15.253227408143
Front porch	10	0.31777557100298
Sync pulse	2	0.063555114200596
Back porch	33	1.0486593843098
Whole frame	525	16.683217477656

- 0x000 (0) begin drawing
- 0x160 (480) end drawing / begin font porch
- 0x1EA (490) begin sync pulse
- 0x1EC (492) end sync pulse / begin back porch
- 0x20D (525) end back porch / begin drawing

BOM


- |     |                                 |                         |
|-----|---------------------------------|-------------------------|
| x1  | 25.175 MHz clock ✓              |                         |
|     | mouse 774-MX045HS-3C-25,1       | \$2.07                  |
| x3  | 74HCT4040 14-bit counter ✓      |                         |
|     | mouse 595-CD74HCT4040E          | \$0.68 ea. <u>HSync</u> |
| x4  | 74HCT04 hex inverter ✓          |                         |
|     | mouse 595-SN74HCT04N            | \$0.48 ea.              |
| x10 | 74HCT30 8-input NAND ✓          |                         |
|     | mouse 595-CD74HCT30E            | \$0.41 ea.              |
| x4  | 74HCT00 Quad NAND (SR latch) ✓  |                         |
|     | mouse 595-SN74HCT00N            | \$0.48 ea.              |
| x1  | 74HCT151 8:1 mux ✓              |                         |
|     | mouse 595-CD74HCT151E           | \$0.60 ea.              |
| x1  | 32Kx8 SRAM 12ns (Foot) ✓        |                         |
|     | mouse 972-71256SA12TPG ✓        | \$3.13 ea.              |
| x1  | 2Kx8 dual port SRAM 20ns (FB) ✓ |                         |
|     | mouse 972-714216A20J6E          | \$15.71 ea (sample?)    |
| x1  | 74HCT175 Quad D-FF ✓            |                         |
|     | mouse 595-CD74HCT175E           |                         |
| x3  | 74HCT157 Quad 4:1 demux ✓       |                         |






bus selector  
 counter  
 & latch  
 eeprom

load from  
 Eeprom during  
 vertical porch





# Horizontal timing #2



C5 - C6  
 D3 - D4  
 A33 - C1 bit 9  
 B38 - C2 bit 3  
 B12 - C3 bit 2  
 B11 - C4 bit 1  
 D7 - C18 start draw  
 C12 - C13  
 D10 - D11  
 B27 - C8 bit 9  
 C2 - C9 bit 3  
 C3 - C10 bit 2  
 C4 - C11 bit 1  
 D14 - C19 end draw  
 C15 - VCC  
 A25 - D22 CLK  
 C16 - C23 5 draw  
 C21 - C27 R draw  
 C24 - 14 HDRAW  
 C25 - 75 HDRAW

C7 - GND  
 D1 - VCC  
 C14 - GND  
 D8 - VCC  
 C22 - GND  
 D15 - VCC  
 C29 - GND  
 D23 - VCC  
 C36 - GND  
 D30 - VCC  
 C43 - GND  
 D37 - VCC  
 C24 - C28  
 C25 - C26  
 D25 - D29  
 D26 - D27


SR latch construction

C30 - C37  
 C8 - C30  
 C31 - C38  
 A35 - C31  
 A37 - C32  
 A36 - C39  
 B33 - C33  
 B34 - C40  
 B36 - C34  
 B35 - C41  
 C35 - C42  
 B18 - C35  
 D32 - D39  
 B13 - D32

D36 - D18 st sync unbuf  
 D43 - D19 end sync unbuf  
 D16 - D24 5 sync  
 D21 - D28 R sync  
 D25 - 15 HSYNC  
 D26 - 76 HSYNC

# Horizontal timing #2

C D



✓D3-D4 ✓A33-C1 ④  
✓C5-C6 ✓B38-C2 ③  
✓C6-D4 ✓A44-C3 ②  
✓D1-D3 ✓A45-C4 ①  
✓B10-C5 ⑤

✓C7-GND  
✓D1-Vcc

✓D11-D12 ✓A40-C9 ④  
✓C13-C14 ✓C2-C10 ③  
✓C14-D12 ✓C3-C11 ②  
✓D11-D9 ✓C4-C12 ①  
C5-C13 ⑤

✓C15-GND  
✓D9-Vcc

✓D17-C17 MR  
✓A25-D24 CLK  
✓D7-C20 st draw in  
✓D15-C21 end draw in  
✓D32-D70 st sync in  
✓D40-D71 end sync in

✓C24-GND  
✓D17-Vcc

✓C26-C34 ④ ✓A42-C31 ④  
✓C9-C26 ④ ✓A43-D28 ③  
✓C27-C35 ⑤ ✓D29-D26 Vcc  
✓A35-C27 ⑧  
✓A37-C28 ⑦  
✓B33-C29 ⑥  
✓B36-C30 ⑤

✓C32-GND  
✓D26-Vcc

✓A36-C36 ⑦  
✓B34-C37 ⑥  
✓B35-C38 ⑤  
✓C39-C31 ④  
✓D36-D28 ③  
✓D37-D34 Vcc

✓C40-GND  
✓D34-Vcc


✓C44-C45  
✓C43-C47  
✓D45-D46  
✓D44-D48

✓C48-GND  
✓D42-Vcc


✓C18-C42 ✓C47-14 H DRAU  
✓C23-C46 ✓C45-75 H DRAU  
✓D18-D43 ✓D48-15 H SYNC  
✓D23-D47 ✓D46-76 H SYNC



# Vertical Timing #1




✓F1 - V<sub>CC</sub>  
✓E8 - GND





## Vert Pod E1


	bit	
✓F8 - 37	- 0	} VCNT
✓E7 - 97	- 1	
✓E6 - 36	- 2	
✓E5 - 96	- 3	
✓E3 - 35	- 4	
✓E2 - 95	- 5	
✓E4 - 34	- 6	
✓F4 - 94	- 7	
✓F5 - 33	- 8	
✓F3 - 93	- 9	
✓L3 - 32	- 10	CTRL (A) ①
✓K26 - 92	- 11	PIXEL A
✓F28 - 31	- 12	VS YNC
✓L4 - 91	- 13	PIXEL B
✓E27 - 30	- 14	VIDRAW
✓L14 - 90	- 15	CTRL (B) ②
✓F7 - 29	- CLK HSYN	
✓98 - 89	- GND	



reset counter (525)	98	7654	3210
start draw (0)	10	0000	1101
end draw (480)	01	1110	0000
start sync (490)	01	1110	1010
end sync (492)	01	1110	1100



# Vertical timing #2





# Character generation netlist #1

J

K

K1-Vcc ✓

J10-GND ✓

K12-Vcc ✓

J21-GND ✓

J3-J14 1D ✓

J4-J15 2D ✓

J7-J18 3D ✓

J8-J19 4D ✓

K3-K14 8D ✓

K4-K15 7D ✓

K7-K18 6D ✓

K8-K19 5D ✓

link inputs

J30-GND ✓

K23-Vcc ✓

K30-Vcc ✓

J8-GND ✓

J23-GND

J29-E44 CLK

1Q-J2-J43-A3 ✓

2Q-J5-J42-A4 ✓

3Q-J6-J41-A5 ✓

4Q-J9-J40-A6 ✓





5Q-K9-J39-A7 ✓

6Q-K6-L40-A8 ✓

7Q-K5-L41-A9 ✓

8Q-K2-L44-A10 ✓

from char latch



1D-J3-V8-1/00L ✓

2D-J4-V9-1/01L ✓

3D-J7-V10-1/02L ✓

4D-J8-V11-1/03L ✓

5D-K8-V12-1/04L ✓

6D-K7-V13-1/05L ✓

7D-K4-V15-1/06L ✓

8D-K3-V16-1/07L ✓

from RAM

B10-F11 ✓ HCNT0 → DO

K10-K21 ✓ link clocks

F12-K10 ✓ HCNT0

ROM0-J47-J24-DO ✓

ROM1-J48-J25-D1 ✓

ROM2-J49-J26-D2 ✓

ROM3-L50-J27-D3 ✓

ROM4-L49-K29-D4 ✓

ROM5-L48-K28-D5 ✓

ROM6-L47-K27-D6 ✓

ROM7-L46-K25-D7 ✓

✓ L37-VCC ✓ J50-GND

✓ L38-L43-L45

✓ L42-G42 Dip 4 VCC A11

✓ J38-G43 Dip 3 VCC A12


✓ L39-G44 Dip 2 VCC A13

✓ J37-G45 Dip 1 VCC A14

✓ VCNT2-36-J44-A2

✓ VCNT1-97-J45-A1

✓ VCNT0-37-J46-A0



M1 - VCC ✓

L7 - GND ✓

HCNT<sub>2</sub> 20 - L1 ✓

HCNT<sub>1</sub> 81 - L2 ✓

J1 - L3 ✓ (A)

W2 - L3 ✓ (D) ArL RAM

L5 - M23 PIXELC ✓

L5 - M2 PIXELC ✓

M2 - M5 PIXELC ✓

K17 - M3 Red ✓

K20 - M6 Red0 ✓

char. latch CE

M9 - VCC ✓

L15 - GND ✓

L1 - L9 HCNT<sub>2</sub> ✓

L2 - L10 HCNT<sub>1</sub> ✓

L21 - L12 HCNT<sub>0</sub> ✓

L13 - VCC ✓

J12 - L14 (B) color latch CE ✓

K24 - L14 (C) pixel shift ST/LO ✓

G32 - M10 slow CLK ✓

K13 - M11 blink color ✓

M13 - M14 - VCC ✓

M17 - VCC ✓

L23 - GND ✓

K16 - M18 cursor ✓

M10 - M19 slow CLK ✓

36 - M21 VCC ✓

97 - M22 VCC ✓

E28 - L20 VDRAW ✓

C45 - L21 HDRAW ✓

L18 - L6 PIXELC

M25 - VCC ✓

L31 - GND ✓

L25 - L28 ✓

M26 - M29 ✓

L25 - M26 ✓

M23 - M26 ✓

J20 - L26 Green ✓


J17 - L29 Green ✓

J16 - M27 Blue ✓

J13 - M30 Blue ✓

→ break and change to  
L28 - GND for  
colored cursor





$\checkmark \text{PIXELA} - K26 - 92$   
 $\checkmark \text{PIXELB} - L4 - 91$  / Vert pod  
 $\checkmark \text{PIXELC} - L5 - 76$   
 $\checkmark \text{PIXELD} - L6 - 74$  / Horiz pod  
 $\checkmark \text{PIXEL} - N4 - 75$

N

P

Changes From V/W sheet

✓break V32 - (31)  $\overline{CE}$   
 ✓break V30 - (32) R/W<sub>R</sub>  
 ✓break V29 - (33)  $\overline{OE}$   
 ✓break GND - (18) A15  
 ✓break V33 - (16) A14  
 ✓break GND - (30) CLK

$\overline{WE} = 32$   
 $A15 = 18$   
 $A14 = 16$   
 $CLK = 30$

mediated by CLK, see reverse

See "color generation"

From 40-pin

$\overline{WE}$  A15 A14

ROM

$\overline{OE}$

RAM

$\overline{OE}$

$\overline{WE}$

ROM 0 0 0

RAM 0 0 1

RAM 0 1 0

periph 0 1 1

ROM 1 0 0

RAM 1 0 1

RAM 1 1 0

periph 1 1 1

1 1 1

1 1 0

1 1 0

1 1 1

0 1 1

1 0 1

1 0 1

1 1 1

while CLK is low

Program ROM hook-up

✓R37-VCC ✓N50-GND ✓R45-VCC  $\overline{CE}$   
 ✓R38-VCC  $\overline{WE}$  ✓P34-GND ✓N34-N37 A14  
 ✓N37-GND ✓H40-VCC (A14 pullup)

✓R39-V34 A13 ✓N38-W33 A12  
 ✓R42-W32 A11 ✓R44-W31 A10  
 ✓R41-W30 A9 ✓R40-W29 A8  
 ✓N39-W28 A7 ✓N40-W27 A6  
 ✓N41-W26 A5 ✓N42-W25 A4  
 ✓N43-W24 A3 ✓N44-W23 A2  
 ✓N45-W22 A1 ✓N46-W21 A0

✓R46-V27 D7 ✓R47-V26 D6  
 ✓R48-V25 D5 ✓R49-V24 D4  
 ✓R50-V23 D3 ✓N49-V21 D2  
 ✓N48-V20 D1 ✓N47-V19 D0

40-pin pull-ups

✓P32-P33-VCC-P31 ✓N32-(33)  $\overline{OE}$   
 ✓N33-(31)  $\overline{CE}$   
 ✓P31-P32 ✓N31-(32)  $\overline{WE}$

40 pin  $\overline{WE}$   
 40 pin  $\overline{OE}$   
 40 pin  $\overline{CE}$

G40 ←  
 DIP#6

AT28C256 Program ROM

N

R


Addresses from 40-pin connector: 0000-3fff = ROM 0000-3fff (16K)  
 4000-bfff = RAM 0000-7fff (32K)  
 DIP #6 selects top(on) bot(off) of Program ROM

RAM writes on the rising edge of  $\overline{WE}$

ROM  $A_{14}$  controlled by DIP

RAM  $A_{14}$  connects to 40-pin  $A_{15}$ , so:

40-pin		RAM	
$A_{15}$	$A_{14}$	$A_{14}$	
0	0	0	(ROM)
0	1	0	RAM, lower
1	0	1	RAM, upper
1	1	1	(peripherals)



\*  $\overline{WE}$  must be high during address transition  
 • write occurs during overlap of low  $\overline{CE}$  and low  $\overline{WE}$

### 40-pin inputs

$A_{15-0}$  00x = ROM 01x = RAM 10x = RAM 11x = n/a

$D_{7-0}$  data bus


$\overline{WE}$  high: ROM/RAM  $\overline{OE}$  low for addresses starting with 00, 01, 10

low: ROM/RAM  $\overline{OE}$  high, write pulse on falling clock edge

CLK see above

note: ROM & RAM  $\overline{OE}$  high for all addresses starting with 11. If not performing a RAM/ROM operation, pull addr lines high to avoid data bus contention

RAM/ROM control







# ROM/RAM control logic

## RAM revised control signals

$\sqrt{(32)} \rightarrow N31 - E46 \quad \overline{WE} \quad E47 = \sim \overline{WE}$   
 $\sqrt{(18)} \rightarrow V33 - F43 \quad A15_{Bus} \quad F44 = \sim A15$   
 $\sqrt{(16)} - F45 \quad A14_{Bus} \quad F46 = \sim A14$

ROM  $\overline{OE}$  signal:  $\overline{WE} + A15 + \sim A14$


$\sqrt{N31 - R1} \quad \overline{WE} \quad \sqrt{F44 - R4} \quad \sim A15_{Bus} \quad \sqrt{R6 - R2}$   
 $\sqrt{F46 - R5} \quad \sim A14_{Bus} \quad \sqrt{R3 - S11} \quad \overline{NROM \overline{OE}} \quad S10 - VCC$   
 $\sqrt{S1 - VCC} \quad \sqrt{R7 - GND} \quad \sqrt{S12 - R43} \quad \overline{ROM \overline{OE}}$

RAM  $\overline{OE}$  signal:  $\sim ((A15 \otimes A14) + \sim \overline{WE} + CLK)$

$\sqrt{S9 - VCC} \quad \sqrt{R15 - GND}$   
 $\sqrt{F43 - R9} \quad A15_{Bus} \quad \sqrt{F45 - R10} \quad A14_{Bus}$   
 $\sqrt{R11 - S2} \quad \sqrt{R1 - S3} \quad \overline{WE}$   
 $\sqrt{S4 - R13} \quad \sqrt{R12 - VCC}$   
 $\sqrt{R14 - V29} \quad \overline{RAM \overline{OE}}$

RAM  $\overline{WE}$  signal:  $\sim (\sim \overline{WE} + RAM \text{ addr} + \sim CLK)$

$\sqrt{R11 - S5} \quad RAM \text{ addr} \quad \sqrt{E47 - S6} \quad \sim \overline{WE}$   
 $\sqrt{S7 - P13} \quad \sqrt{S15 - P14} \quad \sim CLK$   
 $\sqrt{P15 - F47} \quad \sqrt{F48 - V30} \quad \overline{WE}_R$   
 $\sqrt{(30) - S14} \quad CLK \quad \sqrt{S13 - VCC}$







← looking into male connector

From CPU:

0x4000 - 0x4FFF characters

0x5000 - 0x5FFF colors

Memory range

0x0000 - 0x0FFF characters

0x1000 - 0x1FFF colors

13-bit address

8-bit data

Control:

$\overline{CE}$  25 pins

R/W

$\overline{OE}$

GND

## VGA connector

Black - GND - 85 - ✓

① Red - Red - 25 - P18

② Green - Green - 24 - P20

③ Blue - Blue - 26 - P22

④ HSYNC - Yellow - 87 - 15 ✓

⑤ VSYNC - White - 86 - 31 ✓

1 Vcc	18 <del>CE</del> → A15	39 Vcc
2 GND	19 GND	40 GND
3 A <sub>7</sub>	20 KEY NC	
4	21 GND	
5 A <sub>6</sub>	22 D <sub>4</sub>	
6 A <sub>5</sub>	23 D <sub>3</sub>	
7 A <sub>4</sub>	24 D <sub>2</sub>	
8 A <sub>3</sub>	25 D <sub>1</sub>	
9 A <sub>2</sub>	26 D <sub>0</sub>	
10 A <sub>1</sub>	27 D <sub>7</sub>	
11 A <sub>0</sub>	28 D <sub>6</sub>	
12 A <sub>12</sub>	29 D <sub>5</sub>	
13 A <sub>11</sub>	30 <del>CE</del> → CLK	
14 A <sub>10</sub>	31 $\overline{CE}$ (NC) pulled up	
15 A <sub>9</sub>	32 R/W pulled up	
16 A <sub>8</sub>	33 $\overline{OE}$ (NC) pulled up	
17 A <sub>7</sub>	34 R/W	

## Dual Port RAM L=GPU R=CPU

### Power

V14 - GND ✓

V17 - VCC ✓

V18 - GND ✓

V22 - VCC ✓

V34 - GND ✓

V7 - GND ✓

V1 - VCC ✓

### Static Signals

BUSY - W16 - GND \* ✓

A13L - V1 - GND ✓

A14L - V2 - GND ✓

BUSY - W19 - VCC \* ✓

M/S - W18 - GND \* ✓

$\overline{CE}$  - V3 - GND ✓

R/W - V5 - VCC ✓

$\overline{OE}$  - V6 - GND ✓

SEML - V4 - VCC ✓

SEMR - V31 - VCC ✓

\* slave mode enabled

to disable write

bit on BUSY, in

slave mode, BUSY is

a write inhibit pin

(input): high = writes

enabled, low = writes

disabled

Y	1	A13L GND	VCC G4
	2	A14L GND	L3-A14L67
	3	$\overline{CE}$ L GND	VCNT8 A14L66
	4	SEML Vcc	VCNT7 A10L65
	5	R/W L Vcc	VCNT6 A9L64
	6	$\overline{OE}$ L GND	VCNT5 A8L63
	7	N/C	VCNT4 A7L62
	8	I/O <sub>0</sub> L	VCNT3 A6L61
	9	I/O <sub>1</sub> L	HCNT8 A5L60
	10	I/O <sub>2</sub> L	HCNT7 A4L59
	11	I/O <sub>3</sub> L	HCNT6 A3L58
	12	I/O <sub>4</sub> L	HCNT5 A2L57
	13	I/O <sub>5</sub> L	HCNT4 A1L56
	14	GND	HCNT3 A0L55
	15	I/O <sub>6</sub> L	INTL 54
	16	I/O <sub>7</sub> L	GND BUSY59
	17	VCC	GND 58
	18	GND	GND M/S 57
	19	I/O <sub>0</sub> R	VCC BUSY 50
	20	I/O <sub>1</sub> R	INTL 49
	21	I/O <sub>2</sub> R	A0R 48
	22	VCC	A1R 47
	23	I/O <sub>3</sub> R	A2R 46
	24	I/O <sub>4</sub> R	A3R 45
	25	I/O <sub>5</sub> R	A4R 44
	26	I/O <sub>6</sub> R	A5R 43
	27	I/O <sub>7</sub> R	A6R 42
	28	N/C	A7R 41
	29	$\overline{OE}$ R	A8R 40
	30	R/W R	A9R 39
	31	SEMR Vcc	A10R 38
	32	$\overline{CE}$ R	A11R 37
	33	A14R	A12R 36
	34	A13R	GND 35

W VCNT8 - 33 - W3 A11L ✓

VCNT7 - 94 - W4 A10L ✓

VCNT6 - 34 - W5 A9L ✓

VCNT5 - 95 - W6 A8L ✓

VCNT4 - 35 - W7 A7L ✓

VCNT3 - 96 - W8 A6L ✓

HCNT8 - 17 - W9 A5L ✓

HCNT7 - 78 - W10 A4L ✓

HCNT6 - 18 - W11 A3L ✓

HCNT5 - 79 - W12 A2L ✓

HCNT4 - 19 - W13 A1L ✓

HCNT3 - 80 - W14 A0L ✓

edge connector

40-pin connector 2

VCC - 1V

GND - 2V

A7R W28 - 3V

A8R W29 - 4V

A9R W27 - 5V

A10R W30 - 6V

A11R W26 - 7V

A12R W31 - 8V

A13R W25 - 9V

A14R W32 - 10V

A15R W24 - 11V

A16R W33 - 12V

A17R W23 - 13V

A18R V34 - 14V

A19R W22 - 15V

A20R V33 - 16V

A21R W21 - 17V

~~18V~~ - 18V - A15

GND - 19V

GND - 20V

D4 V24 - 22V

D3 V23 - 23V

D5 V25 - 24V

D2 V21 - 25V

D6 V26 - 26V

D1 V20 - 27V

D7 V27 - 28V

D0 V19 - 29V


GND - 30V

$\overline{CE}$  V32 - 31V

R/W V30 - 32V

$\overline{OE}$  V29 - 33V

# Character generation overview



HCNT <sub>2-0</sub>	①	②	③	④
000	0	1	1	0
001	0	1	1	0
010	1	1	1	1
011	1	1	1	1
100	1	1	1	1
101	1	1	1	1
110	1	1	1	1
111	1	0	0	1

latch char  
present color addr

latch color + row

HCNT transition t=0  
control logic +20ns  
RAM data ready +20ns  
latch setup time +15ns  
pulse hold +23ns