

(a) D=128, 1.20 ns
(b) D=64, 1.00 ns
(c) D=32, 1.15 ns
250 µm
Memory macros
Adder trees
RNG, seeding
Decision stages
State, control registers
Unattributed logic