



(a) Cell Placement




- Coupling SRAM
- Table, Trace SRAM
- Groups, Odd Slices
- Shared Logic
- Groups, Even Slices

(b) Metal Wiring



- Layers 1–2 (Local)
- Layers 3–5
- Layers 6–8
- Layers 9–10 (Top)

(c) Clock Tree



- Clock Wires
- Clock-Tree Buffers (1,894, Enlarged)

(d) Area and Power of One Engine at 1.25 GHz

