


Логическая схема соединений / Logical interconnect EVT-PRE-20

Основа / Basis: HARNESS_LOGICAL_PINOUT_REV_A.csv и / and EVT_PRE_20_INTERCONNECT_DRAFT.csv. Схема служит сборке и проверке; перед изготовлением жгута нужно утвердить физические интерфейсы, длины и вводы. / This drawing supports assembly and verification; approve physical interfaces, lengths and cable entries before harness fabrication.



PCB-PWR Rev E: J1 сопряжение / mating +Z, J2 сопряжение / mating +X. Пять резисторов DNP не устанавливать / Do not populate five DNP resistors. NT1-NT3 - только медь / copper net ties only. Ориентацию и посадку проверить на первом изделии / Verify orientation and fit on the first article.

Распайка контролируемых соединений / Controlled pinout

Интерфейс / Interface	Разъём / Connector	Контакт / Pin	Сеть / Net	Направление / Direction	Напряжение / Voltage	Класс / Class	Ключ / Keying
MIC1	J_MIC1	1	1V8_MIC	OUT	1.8V	LOW	KEYED
MIC1	J_MIC1	2	GND	RETURN	0V	LOW	KEYED
MIC1	J_MIC1	3	PDM_CLK	OUT	1.8V_logic	LOW	KEYED
MIC1	J_MIC1	4	PDM_DATA1	IN	1.8V_logic	LOW	KEYED
AAD_WAKE1	J_MIC1	5	MIC_WAKE1	IN	1.8V_logic	LOW	KEYED
AAD_CFG1	J_MIC1	6	AAD_CFG	OUT	1.8V_one_wire	LOW	KEYED
MIC2	J_MIC2	1	1V8_MIC	OUT	1.8V	LOW	KEYED
MIC2	J_MIC2	2	GND	RETURN	0V	LOW	KEYED
MIC2	J_MIC2	3	PDM_CLK	OUT	1.8V_logic	LOW	KEYED
MIC2	J_MIC2	4	PDM_DATA2	IN	1.8V_logic	LOW	KEYED
AAD_WAKE2	J_MIC2	5	MIC_WAKE2	IN	1.8V_logic	LOW	KEYED
AAD_CFG2	J_MIC2	6	AAD_CFG	OUT	1.8V_one_wire	LOW	KEYED
MIC3	J_MIC3	1	1V8_MIC	OUT	1.8V	LOW	KEYED
MIC3	J_MIC3	2	GND	RETURN	0V	LOW	KEYED
MIC3	J_MIC3	3	PDM_CLK	OUT	1.8V_logic	LOW	KEYED
MIC3	J_MIC3	4	PDM_DATA3	IN	1.8V_logic	LOW	KEYED
AAD_WAKE3	J_MIC3	5	MIC_WAKE3	IN	1.8V_logic	LOW	KEYED
AAD_CFG3	J_MIC3	6	AAD_CFG	OUT	1.8V_one_wire	LOW	KEYED
MIC4	J_MIC4	1	1V8_MIC	OUT	1.8V	LOW	KEYED
MIC4	J_MIC4	2	GND	RETURN	0V	LOW	KEYED
MIC4	J_MIC4	3	PDM_CLK	OUT	1.8V_logic	LOW	KEYED
MIC4	J_MIC4	4	PDM_DATA4	IN	1.8V_logic	LOW	KEYED
AAD_WAKE4	J_MIC4	5	MIC_WAKE4	IN	1.8V_logic	LOW	KEYED
AAD_CFG4	J_MIC4	6	AAD_CFG	OUT	1.8V_one_wire	LOW	KEYED

MIC1-MIC4 имеют одинаковый порядок контактов; DATA и WAKE каждого канала отдельны. / MIC1-MIC4 share pin order; DATA and WAKE remain separate for each channel.

Питание и сервисные контакты / Power and service pins

Интерфейс / Interface	Разъём / Connector	Контакт / Pin	Сеть / Net	Направление / Direction	Напряжение / Voltage	Класс / Class	Ключ / Keying
MAIN_PWR	J_PWR1	1	3V8_MODEM	IN	3.8V	HIGH	KEYED_LATCH
MAIN_PWR	J_PWR1	2	GND_MODEM	RETURN	0V	HIGH	KEYED_LATCH
MAIN_PWR	J_PWR1	3	3V3_DIGITAL	IN	3.3V	MEDIUM	KEYED_LATCH
MAIN_PWR	J_PWR1	4	GND_DIGITAL	RETURN	0V	MEDIUM	KEYED_LATCH
MAIN_PWR	J_PWR1	5	1V8_MIC	IN	1.8V	LOW	KEYED_LATCH
MAIN_PWR	J_PWR1	6	GND_MIC	RETURN	0V	LOW	KEYED_LATCH
MAIN_PWR	J_PWR1	7	PWR_GOOD	IN	3.3V_logic	LOW	KEYED_LATCH
MAIN_PWR	J_PWR1	8	FAULT	IN	3.3V_logic	LOW	KEYED_LATCH
MAIN_PWR	J_PWR1	9	EN_MODEM	OUT	3.3V_logic	LOW	KEYED_LATCH
MAIN_PWR	J_PWR1	10	EN_AUX	OUT	3.3V_logic	LOW	KEYED_LATCH
MAIN_PWR	J_PWR1	11	I2C2_SCL	BIDIR_OD	3.3V_logic	LOW	KEYED_LATCH
MAIN_PWR	J_PWR1	12	I2C2_SDA	BIDIR_OD	3.3V_logic	LOW	KEYED_LATCH
SWD	J_SWD	1	VTREF	IN	3.3V	LOW	KEYED_OR_FIXTURE
SWD	J_SWD	2	SWDIO	BIDIR	3.3V_logic	LOW	KEYED_OR_FIXTURE
SWD	J_SWD	3	SWCLK	IN	3.3V_logic	LOW	KEYED_OR_FIXTURE
SWD	J_SWD	4	NRST	IN	3.3V_logic	LOW	KEYED_OR_FIXTURE
SWD	J_SWD	5	GND	RETURN	0V	LOW	KEYED_OR_FIXTURE
PWR_INPUT	J_PWR_IN	1	VBAT_PLUS	IN	10.0_to_14.6V_provisional	HIGH	KEYED_HIGH_CURRENT
PWR_INPUT	J_PWR_IN	2	VBAT_MINUS	RETURN	0V	HIGH	KEYED_HIGH_CURRENT

Длины и оснастку жгута проверить на первом образце. PDM DATA проверить по EVT-AUD-SI-01; каждую связь подтвердить тестом pin-to-pin. / Check harness lengths and fixtures on the first article. Verify PDM DATA per EVT-AUD-SI-01 and confirm every connection by a pin-to-pin test.