





000: ALU | 001: ALU | 010: CompRes | 100: Return Address



CONTROL UNIT – WRITE REG


Produce a signal when a value must be written to the register as well as the value that will be written depending on the signals `isALU`, `isImm`, `isComp`, `isJump`







CONDITIONAL UNIT


Compute comparison between two values and produce signals: isComp and isJump used in branching and register selection






ALU Selector

OPCODE used to find the func of the ALU





Determines if any of the registers needed is being used by any other stage to stall the pipeline

