Single-Cycle MIPS Processor

For the final project of Computer Architecture, a single-cycle MIPS processor was created in Verilog and tested with a given program, which found the minimum and maximum values of an array. Building off of the components generated in Homework 6, a Verilog file was created to control each piece of the processor and accomplish the given task successfully. Key metrics were gathered from the program and are presented below along with a visualization of the program. The major modules of the processor are defined in detail below.

Major Components

- ♣ CPU The CPU module acted as the starting point of the processor, initializing and instantiating each individual module. This module also creates the wires that span the major modules, such as the ALU and register file.
- **ALU** The ALU, or arithmetic logic unit, performs addition, subtraction, and set less than instructions on given inputs.
- **ALU CONTROL** The ALU control unit determines from the instruction which operation the ALU should perform.
- **CONTROL UNIT** This module determines the signals, which enabled the different modules in the CPU based on the instruction's *opcode*.
- REGISTER FILE Contains 32 32-bit registers and read and write capabilities
- **▲ MEMORY** A given file, which reads a hexdump with the program and sends the correct instruction when given an instruction address. It also manages the data memory and the instruction memory.

Development Process

As the major components were already created in a previous assignment, the design task was centered on piecing these pieces together in a coherent way and ironing out the nuances of a full processor. By printing a large diagram of a single-cycle processor on a large sheet of paper and designating inputs and outputs with a standard naming convention for each major component, connecting components was made significantly easier. An extra part of the ALU test bench was added to ensure the signed SLL operation performed as expected. A behavioral model was implemented for most modules, as it closely resembles C, a familiar programming language. Care was taken to ensure that each module had correct functionality,

especially the control unit, which required a small addition to support the *addi* instruction. The processor was implemented successfully following these design strategies and the results are shown below.

Simulation Results

The two figures below show the correct results of the single-cycle processor including the 149 cycles, a CPI of 1, and the correct register values




Figure 1 – Waveform screenshot showing 149 cycles and instructions, resulting in a CPI of 1. Also shown are the correct register output values at the end of the simulation.

wave - Default =====																
<u> </u>	Msgs															
⊕ ◆ /CPUSim/cycles	32'd149															
	32'd149				(000000000	•			00000000				! !!!!!!	$\psi \omega \omega$	000000000	
🛨 🧇 /CPUSim/cpi	32'd1	(32'd	1													
← /CPUSim/R8_t0	32'd40	32'd0	32'd4	(32	'd8	32'd1	2 (3:	2'd16	32'd2)	0 (3:	2'd24	32'd2	8 (32	d32	32'd3	6 (
 ◆ /CPUSim/R9_t1	32'd0	(3	32'd9	32'	d8	32'd7	(32	'd6	32'd5	(32	'd4	32'd3	(32'	d 2	32'd1	
♣ ♦ /CPUSim/R10_t2	-32'd16	32'	d11							-32'd1	6					
 ♦ /CPUSim/R11_t3	32'd21	(32	2'd11	(32'd	2 (3	2'd13	(32'0	19						(3	2'd20	(3
	32'd21	32'd0	32'd	12 (32'd13	(32	d19	32'd1	5 \[-32	'd16	32'd9	(32	d18 (32'd20	(32	d21
	32'd1	32'd0	(3	2'd1	(32'0	d1 ()	32'd1	32'd0) ((32'd0)			(32'0	11 ()	32'd1
	32'd0	32'd0														
 ♦ /CPUSim/R17_s1	32'd9	32'd0	32'	d1	32'd2	(3	2'd3	32'd	4 (3:	2'd5	(32'd	6 (3	2'd7	(32'd8	(3	2'd9
♣ ♦ /CPUSim/R18_s2	32'd5	32'd0								32'd5						
🛨 🧇 /CPUSim/R19_s3	32'd9	32'd0		32'd	1 (32'd2	(32	d3						$\perp \perp \downarrow \chi$	32'd8	
/ ICDUCim/prost/	1 161	loonoonoondo			dan ann ann ai	do nocionicioni			d non non non r	inn nonnonnor			dn ann ann an			
△ ≅ ⊙ Now	752500 ps	os			2000	00 ps			4000	00 ps			6000	00 ps		
🔓 🥕 👄 Cursor 1	0 ps	0 ps														
wave × h CPU.v x h CPUSim.v x																

Figure 2 – Waveform screenshot showing the correct halt instruction and other register values.