







DOCUMENT NUMBER AND REVISION  
**VL-FS-MGLS320240-03 REV. B**  
**(MGLS320240-SILVER)**

DOCUMENT TITLE:  
**SPECIFICATION**  
**OF**  
**LCD MODULE TYPE**

**MODEL NUMBER: MGLS320240-03**


DEPARTMENT	NAME	SIGNATURE	DATE
PREPARED BY	PHILIP CHENG		2002.12.6
CHECKED BY	HE ZUO BING		2002.12.6
APPROVED BY	CYRUS CHEUNG		2002/12/6

DISTRIBUTION LIST: MARKETING




**DOCUMENT REVISION HISTORY 1:**

DOCUMENT REVISION FROM TO		DATE	DESCRIPTION	CHANGED BY	CHECKED BY
A	A	2002.10.28	First Release.	PHILIP CHENG	Z.B.HE
	B	2002.12.06	Items 1 to 3 were updated: 1.)(Page 1 & 4) “Preliminary Specification” was changed to “Specification”.  2.)(Page 4, table 1) Weight was added.  3.) (Page 9, table 5) Supply voltage (LCD), Supply Current (Logic & LCD), and Supply Current (LCD) were updated.	PHILIP CHENG	Z.B.HE



## **CONTENTS**

	<u>Page No.</u>
1. GENERAL DESCRIPTION	4
2. MECHANICAL SPECIFICATIONS	4
3. INTERFACE SIGNALS	7
4. ABSOLUTE MAXIMUM RATINGS	8
4.1 ELECTRICAL MAXIMUM RATINGS (Ta=25°C)	8
4.2 ENVIRONMENTAL CONDITION	8
5. ELECTRICAL SPECIFICATIONS	9
5.1 TYPICAL ELECTRICAL CHARACTERISTICS	9
5.2 TIMING SPECIFICATIONS	10
5.3 TIMING DIAGRAM OF VDD AGAINST V0 AND VEE	14



---

## VARITRONIX LIMITED

---

### Specification of LCD Module Type Item No.: MGLS320240-03

#### 1. General Description

- 320 x 240 dots STN Mode Positive Silver Reflective LCD Graphic Module.
- Viewing Angle: 6 O'clock direction
- Driving scheme: 1/240 Duty, 1/13.1 bias
- 'SAMSUNG' KS0086TQFP (Flat pack) 80-Channel Column / Segment Drivers or equivalent.
- 4-bit parallel interface mode.

#### 2. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Parameter	Specifications	Unit
Outline dimensions	170.7(W) x 106.4(H) x 13.5 (D)	mm
Viewing area	122.0(W) x 92.0(H)	mm
Active area	115.17(W) x 86.37(H)	mm
Display format	320 (H) x 240 (V)	Dots
Dot size	0.33(W) x 0.33(H)	mm
Dot spacing	0.03(W) x 0.03(H)	mm
Dot pitch	0.36(W) x 0.36(H)	mm
Weight	Approx. 184	Grams




Figure 1: Module Specification





Figure 2: Block Diagram



### 3. Interface signals

Table 2

Pin No.	Symbol	Description
1	FLM	Inputs display data.
2	M	No Connection
3	CL1	Data Shift Signal. This signal is valid at its falling edge.
4	CL2	Data Latch Signal. Data is latched at the falling edge of this signal.
5	DISPOFF	Display ON (H), OFF(L)
6	DB0	Display Data input(LSB). 'High' for a selected level turns an LCD pixel on; 'Low' for a non-selected level turns an LCD pixel off
7	DB1	Display Data input. 'High' for a selected level turns an LCD pixel on; 'Low' for a non-selected level turns an LCD pixel off
8	DB2	Display Data input. 'High' for a selected level turns an LCD pixel on; 'Low' for a non-selected level turns an LCD pixel off
9	DB3	Display Data input (MSB) 'High' for a selected level turns an LCD pixel on; 'Low' for a non-selected level turns an LCD pixel off
10	VDD	Power supply for logic (+5V)
11	VSS	Ground (0V)
12	VEE	Negative power supply for the LCD drive circuits.
13	V0	Power supply for LCD contrast adjustment control.
14	FG	Frame Ground (see note 1)

Note 1: This pin is electrically connected to the metal bezel (frame) and is connected to Ground too.



## 4. Absolute Maximum Ratings

### 4.1 Electrical Maximum Ratings( $T_a = 25^\circ\text{C}$ )

Table 3

Parameter	Symbol	Min.	Max.	Unit
Power Supply voltage (Logic)	VDD - VSS	-0.3	+7.0	V
Power Supply voltage (LCD drive)	VLCD =VDD-V5 =VDD-V0	0	+30	V
Input voltage	V <sub>in</sub>	-0.3	VDD +0.3	V
Input current	I	0	1	A

Note:

The modules may be destroyed if they are used beyond the absolute maximum ratings.

All voltage values are referenced to VSS = 0V.

### 4.2 Environmental Condition

Table 4

Item	Operating Temperature (T <sub>opr</sub> )		Storage Temperature (T <sub>stg</sub> )		Remark
	Min.	Max.	Min.	Max.	
Ambient Temperature	0°C	+50°C	-10°C	+60°C	Dry
Humidity	95% max. RH for $T_a \leq 40^\circ\text{C}$ < 95% RH for $T_a > 40^\circ\text{C}$				no condensation
Vibration (IEC 68-2-6) cells must be mounted on a suitable connector	Frequency: 10 ~ 55 Hz Amplitude: 0.75 mm Duration: 20 cycles in each direction.				3 directions
Shock (IEC 68-2-27) Half-sine pulse shape	Pulse duration : 11 ms Peak acceleration: $981 \text{ m/s}^2 = 100\text{g}$ Number of shocks : 3 shocks in 3 mutually perpendicular axes.				3 directions





## 5. Electrical Specifications

### 5.1 Typical Electrical Characteristics

At  $T_a = 25\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 5\text{V} \pm 5\%$ ,  $V_{SS} = 0\text{V}$ .

Table 5

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	$V_{DD-VSS}$		4.75	5.0	5.25	V
Supply voltage (LCD)	$V_{LCD} = V_{DD} - V_0$	$V_{DD} = 5\text{V}$ , (Note 1).	22.0	23.0	24.0	V
Input signal voltage	$V_{IN}$	“High” level	0.8 $V_{DD}$	-	$V_{DD}$	V
		“Low” level	0	-	0.2 $V_{DD}$	V
Supply Current (Logic & LCD)	$I_{DD}$	Character mode	-	5.5	8.5	mA
		Checker board mode	-	7.0	11.0	mA
Supply Current (LCD)	$I_o$	Character mode, $V_{DD} = 5\text{V}$ , (Note 1).	-	4.0	6.0	mA
		Checker board mode $V_{DD} = 5\text{V}$ , (Note 1).	-	5.5	8.5	mA

Note 1: There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.



## 5.2 Timing Specifications

At  $T_a = 0\text{ }^{\circ}\text{C}$  to  $+50\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 5V \pm 5\%$ ,  $V_{SS} = 0V$ .

### Segment Driver Application Timing

Table 6

Characteristic	Symbol	Test Condition				Unit
			MIN	TYP	MAX	
Clock cycle time	t <sub>CY</sub>	Duty=50%	125	-	-	ns
Clock pulse width	t <sub>WCK</sub>	-	45	-	-	
Clock rise/fall time	t <sub>R/TF</sub>	-	-	-	-	
Data set-up time	t <sub>DS</sub>	-	30	-	-	
Data hold time	t <sub>DH</sub>	-	30	-	-	
Clock set-up time	t <sub>CS</sub>	-	80	-	-	
Clock hold time	t <sub>CH</sub>	-	80	-	-	
Propagation delay time	t <sub>PHL</sub>	ELB Output	-	-	60	
		ERB Output			60	
ELB,ERB set-up time	t <sub>PSU</sub>	ELB Input	30	-	-	
		ERB Input	30			
DISPOFFB low pulse width	t <sub>WDL</sub>	-	1.2	-	-	μs
DISPOFFB clear time	t <sub>CD</sub>	-	100	-	-	ns
M - OUT propagation delay time	t <sub>PD1</sub>	CL=15 pF	-	-	1.0	μs
CL1 - OUT propagation delay time	t <sub>PD2</sub>		-	-	1.0	
DISPOFFB - OUT propa- gation delay time	t <sub>PD3</sub>		-	-	1.0	





Figure 3: Diagram of Segment Driver Application Timing





At  $T_a = 0\text{ }^{\circ}\text{C}$  to  $+50\text{ }^{\circ}\text{C}$ ,  $V_{DD} = 5V \pm 5\%$ ,  $V_{SS} = 0V$ .

# Common Driver

Table 7

Characteristic	Symbol	Test Condition				Unit
			MIN	TYP	MAX	
Clock cycle time	$t_{CY}$	Duty=50%	250	-	-	ns
Clock pulse width	$t_{WCK}$	-	45	-	-	
Clock rise/fall time	$t_{R/TF}$	-	-	-	50	
Data set-up time	$t_{DS}$	-	30	-	-	
Data hold time	$t_{DH}$	-	30	-	-	
DISPOFFB low pulse width	$t_{WDL}$	-	1.2	-	-	$\mu s$
DISPOFFB clear time	$t_{CD}$	-	100	-	-	ns
Output delay time	$t_{DL}$	CL=15 pF	-	-	200	
M - OUT propagation delay time	$t_{PD1}$		-	-	1.0	$\mu s$
CL1 - OUT propagation delay time	$t_{PD2}$		-	-	1.0	
DISPOFFB - OUT propagation delay time	$t_{PD3}$		-	-	1.0	



(\*1) When in single-type interface mode

DI  $\Rightarrow$  D2\_DL(SHL="L"), D4\_DR(SHL="H")

DO  $\Rightarrow$  D4\_DR(SHL="L"), D2\_DL(SHL="H")

When in dual-type interface mode

DI  $\Rightarrow$  D2\_DL and D3\_DM(SHL="L"), D4\_DR and D3\_DM(SHL="H")

DO  $\Rightarrow$  D4\_DR(SHL="L"), D2\_DL(SHL="H")





Figure 4: Diagram of Common Driver Application Timing



### 5.3 Timing Diagram of VDD against V0 and VEE.

Power on sequence shall meet the requirement of Figure 5, the timing diagram of VDD against V0 and VEE.




Figure 5: Timing diagram of VDD against V0 and VEE.

“Varitronix Limited reserves the right to change this specification.”

FAX:(852) 2343-9555.

URL:<http://www.varitronix.com>

- END -