

DEC/2002

PAGE 1 OF 14

# DOCUMENT NUMBER AND REVISION VL-FS-MGLS320240-03 REV. B (MGLS320240-SILVER)

# DOCUMENT TITLE: SPECIFICATION OF LCD MODULE TYPE

**MODEL NUMBER: MGLS320240-03** 

DEPARTMENT	NAME	SIGNATURE	DATE
PREPARED BY	PHILIP CHENG	W.	2002126
CHECKED BY	HE ZUO BING	Hernothing	2002.12.6
APPROVED BY	CYRUS CHEUNG	Ca	2002/12/6

DISTRIBUTION LIST: MARKETING



DEC/2002

PAGE 2 OF 14

#### **DOCUMENT REVISION HISTORY 1:**

	T			
DOCUMENT	DATE	DESCRIPTION	CHANGED	CHECKED
REVISION			BY	BY
FROM TO				
A	2002.10.28	First Release.	PHILIP CHENG	Z.B.HE
A B	2002.12.06	Items 1 to 3 were updated: 1.)(Page 1 & 4)  "Preliminary Specification" was changed to "Specification".  2.)(Page 4, table 1) Weight was added.  3.) (Page 9, table 5) Supply voltage (LCD), Supply Current (Logic & LCD), and Supply Current (LCD) were updated.	PHILIP CHENG	Z.B.HE



DEC/2002

PAGE 3 OF 14

# **CONTENTS**

		Page No.
1.	GENERAL DESCRIPTION	4
2.	MECHANICAL SPECIFICATIONS	4
3.	INTERFACE SIGNALS	7
4. 4.1 4.2	ABSOLUTE MAXIMUM RATINGS ELECTRICAL MAXIMUM RATINGS (Ta=25°C) ENVIRONMENTAL CONDITION	8 8 8
5. 5.1 5.2	ELECTRICAL SPECIFICATIONS TYPICAL ELECTRICAL CHARACTERISTICS TIMING SPECIFICATIONS	9 9 10
5.3	TIMING DIAGRAM OF VDD AGAINST V0 AND VEE	14



DEC/2002

PAGE 4 OF 14

#### **VARITRONIX LIMITED**

## Specification of LCD Module Type Item No.: MGLS320240-03

1tem No.. WIGLS320240-0

# 1. General Description

- 320 x 240 dots STN Mode Positive Silver Reflective LCD Graphic Module.
- Viewing Angle: 6 O'clock direction
- Driving scheme: 1/240 Duty, 1/13.1 bias
- 'SAMSUNG' KS0086TQFP (Flat pack) 80-Channel Column / Segment Drivers or equivalent.
- 4-bit parallel interface mode.

#### 2. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

#### Table 1

Parameter	Specifications	Unit
Outline dimensions	170.7(W) x 106.4(H) x 13.5 (D)	mm
Viewing area	122.0(W) x 92.0(H)	mm
Active area	115.17(W) x 86.37(H)	mm
Display format	320 (H) x 240 (V)	Dots
Dot size	0.33(W) x 0.33(H)	mm
Dot spacing	0.03(W) x 0.03(H)	mm
Dot pitch	0.36(W) x 0.36(H)	mm
Weight	Approx. 184	Grams



DEC/2002

PAGE 5 OF 14




Figure 1: Module Specification



DEC/2002

PAGE 6 OF 14




Figure 2: Block Diagram



DEC/2002

PAGE 7 OF 14

# 3. Interface signals

#### Table 2

Pin No.	Symbol	Description
1	FLM	Inputs display data.
2	M	No Connection
3	CL1	Data Shift Signal.
		This signal is valid at its falling edge.
4	CL2	Data Latch Signal.
		Data is latched at the falling edge of this signal.
5	DISPOFF	Display ON (H), OFF(L)
6	DB0	Display Data input(LSB).
		'High' for a selected level turns an LCD pixel on;
		'Low' for a non-selected level turns an LCD pixel off
7	DB1	Display Data input.
		'High' for a selected level turns an LCD pixel on;
		'Low' for a non-selected level turns an LCD pixel off
8	DB2	Display Data input.
		'High' for a selected level turns an LCD pixel on;
		'Low' for a non-selected level turns an LCD pixel off
9	DB3	Display Data input (MSB)
		'High' for a selected level turns an LCD pixel on;
		'Low' for a non-selected level turns an LCD pixel off
10	VDD	Power supply for logic (+5V)
11	VSS	Ground (0V)
12	VEE	Negative power supply for the LCD drive circuits.
13	V0	Power supply for LCD contrast adjustment control.
14	FG	Frame Ground (see note 1)

Note 1: This pin is electrically connected to the metal bezel (frame) and is connected to Ground too.



DEC/2002

PAGE 8 OF 14

# 4. Absolute Maximum Ratings

# 4.1 Electrical Maximum Ratings(Ta = 25 °C)

Table 3

Parameter	Symbol	Min.	Max.	Unit
Power Supply voltage (Logic)	VDD - VSS	-0.3	+7.0	V
Power Supply voltage (LCD drive)	VLCD	0	+30	V
	=VDD-V5			
	=VDD-V0			
Input voltage	Vin	-0.3	VDD +0.3	V
Input current	I	0	1	A

Note:

The modules may be destroyed if they are used beyond the absolute maximum ratings.

All voltage values are referenced to VSS = 0V.

#### 4.2 Environmental Condition

Table 4

_	Operating		Storage		
Item	Tempe		Tempe		Remark
	(To	pr)	(Ts	tg)	
	Min.	Max.	Min.	Max.	
Ambient Temperature	0°C	+50°C	-10°C	+60°C	Dry
Humidity	95% max	RH for T	$a \le 40^{\circ}C$		no condensation
	< 95% R	H for Ta >	40°C		
Vibration (IEC 68-2-6)	Frequency: 10 ~ 55 Hz			3 directions	
cells must be mounted	Amplitude: 0.75 mm				
on a suitable connector	Duration: 20 cycles in each direction.				
Shock (IEC 68-2-27)	Pulse duration: 11 ms				3 directions
Half-sine pulse shape	Peak acceleration: $981 \text{ m/s}^2 = 100 \text{ g}$				
	Number of shocks: 3 shocks in 3				
	mutually	perpendic	ular axes.		



DEC/2002

**PAGE 9 OF 14** 

# 5. Electrical Specifications

# **5.1** Typical Electrical Characteristics

At Ta = 25 °C, VDD =  $5V\pm5\%$ , VSS=0V.

Table 5

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage	VDD-VSS		4.75	5.0	5.25	V
(Logic)						
Supply voltage	VLCD	VDD = 5V,	22.0	23.0	24.0	V
(LCD)	=VDD-V0	(Note 1).				
Input signal	V <sub>IN</sub>	"High" level	0.8VDD	-	VDD	V
voltage		"Low" level	0	-	0.2VDD	V
Supply	$I_{DD}$	Character mode	-	5.5	8.5	mA
Current		Checker board mode	-	7.0	11.0	mA
(Logic & LCD)						
Supply	$I_{\rm o}$	Character mode,	-	4.0	6.0	mA
Current (LCD)		$V_{DD} = 5V$ , (Note 1).				
		Checker board mode	-	5.5	8.5	mA
		$V_{DD} = 5V$ , (Note 1).				

Note 1: There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.



DEC/2002

PAGE 10 OF 14

# **5.2 Timing Specifications**

At Ta =0 °C to +50 °C , VDD = 5V±5%, VSS=0V.

### **Segment Driver Application Timing**

#### Table 6

Characteristic	Symbol	Test				Unit
Characteristic	Condition		MIN	TYP	MAX	Unit
Clock cycle time	t <sub>CY</sub>	Duty=50%	125	-	-	
Clock pulse width	twck	-	45	-	_	
Clock rise/fall time	t <sub>R/tF</sub>	-	-	-	-	
Data set-up time	t <sub>DS</sub>	-	30	-	-	
Data hold time	t <sub>DH</sub>	-	30	-	_	
Clock set-up time	t <sub>CS</sub>	-	80	-	-	ns
Clock hold time	t <sub>CH</sub>	-	80	-	-	
Propagation delay time	t <sub>PHL</sub>	ELB Output	_	-	60	
1 Topagation delay time		ERB Output	_		60	
ELB,ERB set-up time	t <sub>PSU</sub>	ELB Input	30	_	-	
LLD,LND set-up time		ERB Input	30			
DISPOFFB low pulse width	t <sub>WDL</sub>	-	1.2	-	-	μs
DISPOFFB clear time	t <sub>CD</sub>	-	100	-	_	ns
M - OUT propagation delay time	t <sub>PD1</sub>		-	-	1.0	
CL1 - OUT propagation delay time	t <sub>PD2</sub>	CL=15 pF	-	-	1.0	μs
DISPOFFB - OUT propa- gation delay time	t <sub>PD3</sub>		-	-	1.0	



DEC/2002

PAGE 11 OF 14




Figure 3: Diagram of Segment Driver Application Timing



DEC/2002

PAGE 12 OF 14

At Ta = 0 °C to +50 °C , VDD = 5V $\pm$ 5%, VSS=0V.

#### **Common Driver**


#### Table 7

Characteristic	Symbol	Test				Unit	
Ollaracteristic	Condition		MIN	TYP	MAX		
Clock cycle time	t <sub>CY</sub>	Duty=50%	250	-	-		
Clock pulse width	t <sub>WCK</sub>	-	45	-	-		
Clock rise/fall time	t <sub>R/tF</sub>	-	-	-	50	ns	
Data set-up time	t <sub>DS</sub>	-	30	-	-		
Data hold time	t <sub>DH</sub>	-	30	-	-		
DISPOFFB low pulse width	t <sub>WDL</sub>	-	1.2	-	-	μs	
DISPOFFB clear time	t <sub>CD</sub>	-	100	-	-	nc	
Output delay time	t <sub>DL</sub>		-	-	200	ns	
M - OUT propagation delay time	t <sub>PD1</sub>		-	-	1.0		
CL1 - OUT propagation delay time	t <sub>PD2</sub>	CL=15 pF	-	-	1.0	μs	
DISPOFFB - OUT propagation delay time	t <sub>PD3</sub>				1.0		



DEC/2002

PAGE 13 OF 14



(\*1) When in single-type interface mode

 $DI \Rightarrow D2\_DL(SHL="L"), D4\_DR(SHL="H")$ 

 $DO \Rightarrow D4_DR(SHL="L"), D2_DL(SHL="H")$ 

When in dual-type interface mode

 $DI \Rightarrow D2\_DL$  and  $D3\_DM(SHL="L")$ ,  $D4\_DR$  and  $D3\_DM(SHL="H")$ 

 $DO \Rightarrow D4_DR(SHL="L"), D2_DL(SHL="H")$ 




Figure 4: Diagram of Common Driver Application Timing

DEC/2002

PAGE 14 OF 14

#### 5.3 Timing Diagram of VDD against V0 and VEE.

Power on sequence shall meet the requirement of Figure 5, the timing diagram of VDD against V0 and VEE.




Figure 5: Timing diagram of VDD against V0 and VEE.

"Varitronix Limited reserves the right to change this specification."

FAX:(852) 2343-9555.

URL:http:/./www.varitronix.com