Processor Cache Local Bus IDE File: VLB\_IDE.kicad\_sch File: Processor.kicad\_sch File: Cache.kicad\_sch RTL8019AS Ethernet Controller ISA Buffers File: ISA.kicad\_sch File: Buffers.kicad\_sch File: Ethernet.kicad\_sch TODO: - Add address decoder for DRAMS# - Add DACK decoder Memory Keyboard and BIOS AD1816 Audio Controller - Remove Ethernet boot ROM - Add 3 pin header for CPU fan - switchable between 5V and 12V with a jumper Check:

MPO strap option (chipset pin 50 function)

MP1 strap option (chipser pins 192 and 193 function)

MP2 strap option (chipser pins 192 and 47 function)

Chipset power management signals, pins: 62, 156, 160

Processor RESET and SRESET connections

(82C602) XD7, XD6 and XD4 strap options

(82C602) XD4 strap – add 2.2k pull-down to enable RTC

(82C602) Load capacitors for RTC crystal?

Reset circuit (hutton + PWRGD) File: Memory.kicad\_sch File: Keyboard\_BIOS.kicad\_sch File: Audio.kicad\_sch - Reset circuit (button + PWRGD) TGUI9440 VGA Controller Chipset P24T Manual: CPU EWBE# - NC or tied LOW (internall pull-down) CPU BLEN# - NC or tied HIGH (internall pull-up) 74xx Logic:
74F244 x 2 — DRAM address and control buffers?
74F138 — DACK decode?
74L5157 — Interrupt encode?
7407 — ?
74F08 — ?
74F08 — ?
74F245 — CA[23:16] — LA[23:17],SA[19:16]
Check ICs under keyboard controller File: Chipset.kicad\_sch File: TGUI9440\_VGA.kicad\_sch Power TGUI9440 VGA Memory File: TGUI9440\_Mem.kicad\_sch File: Power.kicad\_sch Pull-ups Super I/O File: Pull-ups.kicad\_sch File: Super\_IO.kicad\_sch Sheet: / File: mb486sr.kicad\_sch Title: 486 Sandy River Motherboard Size: A4 Date: Rev: KiCad E.D.A. kicad (6.0.2) ld: 1/16





























