Processor Cache Local Bus IDE File: Processor.kicad_sch File: Cache.kicad_sch File: VLB_IDE.kicad_sch RTL8019AS Ethernet Controller ISA Buffers - Add address decoder for DRAMS# Remove Ethernet boot ROM

Add 3 pin header for CPU fan – switchable between 5V and 12V with a jumper

DRAM – 2 or 4 sockets (2 double rank, or 2 double rank + 1 single rank)

Check OWS#, is it ignored? File: ISA.kicad_sch File: Buffers.kicad_sch File: Ethernet.kicad_sch - Add decoupling/bypass capacitors Check: Keyboard and BIOS AD1816 Audio Controller Memory - P24T support - F241 Support
Chipset power management signals, pins: 62, 156, 160
- (82C602) XD7, XD6 and XD4 strap options
- (82C602) XD4 strap — add 2.2k pull-down to enable RTC
- (82C602) Load capacitors for RTC crystal? - 22 ohm x 2 resistor arrays in cache circuit - are they used? 74xx Logic:
74F244 x 2 — DRAM address and control buffers?
74F138 — DACK decoder
74L5157 — Interrupt selector
7407 — Keyboard buffers; Reset circuit; BCLK buffer, anything else?
74F08(1) — Cache byte enable / chip select
74F08(2) — FLUSH# circuit; LDEV# circuit
74L514 — Reset circuit, FLUSH# circuit
74F245 — CA[23:16] — LA[23:17].SA[19:16] File: Keyboard_BIOS.kicad_sch File: Memory.kicad_sch File: Audio.kicad_sch TGUI9440 VGA Controller Chipset Checked:
- RTC crystal connection - what is the value of load capacitors? Cache data signals

Cache control signals + cache configuration jumpers

Cache address lines

DRAM schematic File: Chipset.kicad_sch File: TGUI9440_VGA.kicad_sch - ISA pull-ups - Local bus pull-ups Power TGUI9440 VGA Memory - CPU configuration jumpers File: TGUI9440_Mem.kicad_sch File: Power.kicad_sch Pull-ups Super I/O File: Pull-ups.kicad_sch File: Super_IO.kicad_sch Sheet: / File: mb486sr.kicad_sch Title: 486 Sandy River Motherboard Size: A4 Date: Rev: KiCad E.D.A. kicad (6.0.2) ld: 1/16





























