





	1	2	3	4	5	6
A	<div>Processor</div> <div>File: Processor.kicad_sch</div>	<div>Cache</div> <div>File: Cache.kicad_sch</div>	<div>Local Bus IDE</div> <div>File: VLB_IDE.kicad_sch</div>			
	<div>ISA</div> <div>File: ISA.kicad_sch</div>	<div>Buffers</div> <div>File: Buffers.kicad_sch</div>	<div>RTL8019AS Ethernet Controller</div> <div>File: Ethernet.kicad_sch</div>			
B	<div>Memory</div> <div>File: Memory.kicad_sch</div>	<div>Keyboard and BIOS</div> <div>File: Keyboard_BIOS.kicad_sch</div>	<div>AD1816 Audio Controller</div> <div>File: Audio.kicad_sch</div>	<div>TODO:</div> <div><div>– Add address decoder for DRAMS#</div><div>– Add DACK decoder</div><div>– Remove Ethernet boot ROM</div><div>– Add 3 pin header for CPU fan – switchable between 5V and 12V with a jumper</div></div> <div><div>Check:</div><div><div>– MP0 strap option (chipset pin 50 function)</div><div>– MP1 strap option (chipser pins 192 and 193 function)</div><div>– MP2 strap option (chipset pins 108 and 47 function)</div><div>– Chipset power management signals, pins: 62, 156, 160</div><div>– Processor RESET and SRESET connections</div><div>– (82C602) XD7, XD6 and XD4 strap options</div><div>– (82C602) XD4 strap – add 2.2k pull-down to enable RTC</div><div>– (82C602) Load capacitors for RTC crystal?</div><div>– Reset circuit (button + PWRGD)</div></div></div> <div><div>P24T Manual:</div><div>CPU EWBE# – NC or tied LOW (internall pull-down)</div><div>CPU BLEN# – NC or tied HIGH (internall pull-up)</div></div> <div><div>74xx Logic:</div><div>74F244 x 2 – DRAM address and control buffers?</div><div>74F138 – DACK decode?</div><div>74LS157 – Interrupt encode?</div><div>7407 – ?</div><div>74F08 – ?</div><div>74F245 – CA[23:16] – LA[23:17];SA[19:16]</div><div>Check ICs under keyboard controller</div></div>		
	<div>Chipset</div> <div>File: Chipset.kicad_sch</div>	<div>TGUI9440 VGA Controller</div> <div>File: TGUI9440_VGA.kicad_sch</div>				
C	<div>Power</div> <div>File: Power.kicad_sch</div>	<div>TGUI9440 VGA Memory</div> <div>File: TGUI9440_Mem.kicad_sch</div>				
	<div>Pull-ups</div> <div>File: Pull-ups.kicad_sch</div>	<div>Super I/O</div> <div>File: Super_IO.kicad_sch</div>				
D						<div>Sheet: /</div> <div>File: mb486sr.kicad_sch</div> <div>Title: 486 Sandy River Motherboard</div> <div><div>Size: A4</div><div>Date:</div><div>Rev:</div></div> <div><div>KiCad E.D.A. kicad (6.0.2)</div><div>Id: 1/16</div></div>
	1	2	3	4	5	6











Sheet: /Chipset/
File: Chipset.kicad_sch


Title: 486 Sandy River Motherboard


Size: A4 Date:
KiCad E.D.A. kicad (6.0.2)


Rev:
Id: 5/16
















Trident VGA BIOS has even bytes at 0x0000-0x3FFF and odd bytes at 0x4000-0x7FFF. Therefore SA0 is connected to A14. It might be possible to move VGA BIOS to System BIOS ROM at 0xE0000, but that requires chipset initialization modification (evaluate).


Replace with a resistor array




Sheet: /TGUI9440 VGA Memory/
File: TGUI9440_Mem.kicad_sch

Title: 486 Sandy River Motherboard

Size: A4	Date:	Rev:
KiCad E.D.A. kicad (6.0.2)		Id: 12/16





Sheet: /AD1816 Audio Controller/
File: Audio.kicad_sch

Title: 486 Sandy River Motherboard

Size: A4 Date:
KiCad E.D.A. kicad (6.0.2)

Rev:
Id: 16/16