Processor Cache Local Bus IDE File: Processor.kicad_sch File: Cache.kicad_sch File: VLB_IDE.kicad_sch ISA Buffers RTL8019AS Ethernet Controller - Add address decoder for DRAMS# - Add DACK decoder Remove Ethernet boot ROM
 Add 3 pin header for CPU fan - switchable between 5V and 12V with a jumper File: ISA.kicad_sch File: Buffers.kicad_sch File: Ethernet.kicad_sch Check. MPO strap option (chipset pin 50 function)
 MP1 strap option (chipser pins 192 and 193 function)
 MP2 strap option (chipset pins 108 and 47 function) Keyboard and BIOS AD1816 Audio Controller Memory - Chipset power management signals, pins: 62, 156, 160 - Processor RESET and SRESET connections - R2C602) XD7, XD6 and XD4 strap options
- (82C602) XD4 strap - add 2.2k pull-down to enable RTC
- (82C602) Load capacitors for RTC crystal? - Reset circuit (button + PWRGD) - 22 ohm x 2 resistor arrays File: Keyboard_BIOS.kicad_sch File: Memory.kicad_sch File: Audio.kicad_sch P24T Manual: CPU EWBE# - NC or tied LOW (internall pull-down) CPU BLEN# - NC or tied HIGH (internall pull-up) 74xx Logic: 74F244 x 2 - DRAM address and control buffers? 74F138 - DACK decoder 74LS157 - Interrupt selector Chipset TGUI9440 VGA Controller 741519 — Interript Section 7407 — Keyboard buffers; anything else?
74670 — Keyboard buffers; anything else?
746748 × 2 — Cache byte enable / chip select; what is the second chip?
746245 — CA[23:16] — LA[23:17],SA[19:16] File: Chipset.kicad_sch File: TGUI9440_VGA.kicad_sch Checked:

RTC crystal connection — what is the value of load capacitors?

Cache data signals

Cache control signals + cache configuration jumpers

Cache address lines Power TGUI9440 VGA Memory File: TGUI9440_Mem.kicad_sch File: Power.kicad_sch Pull-ups Super I/O File: Pull-ups.kicad_sch File: Super_IO.kicad_sch Sheet: / File: mb486sr.kicad_sch Title: 486 Sandy River Motherboard Size: A4 Date: Rev: KiCad E.D.A. kicad (6.0.2) ld: 1/16





























