






	1	2	3	4	5	6
A	<div>Processor</div> <div>File: Processor.kicad_sch</div>	<div>Cache</div> <div>File: Cache.kicad_sch</div>	<div>Local Bus IDE</div> <div>File: VLB_IDE.kicad_sch</div>	<div>TODO – Schematic:</div> <ul style="list-style-type: none"><li>– Remove Ethernet boot ROM</li><li>– Add 3 pin header for CPU fan – switchable between 5V and 12V with a jumper</li><li>– DRAM – 2 or 4 sockets (2 double rank, or 2 double rank + 1 single rank)</li><li>– Check OWS# – is it ignored?</li><li>– Add decoupling/bypass capacitors</li><li>– RP17 – check unconnected pins</li><li>– U6/7407 – check unused gates</li><li>– U4, pin 22, PPEN# – check if it is indeed unconnected (seems to be that way)</li><li>– U4, pins 45, 46 (CA1, CA1) – check that they are connected to ISA SA1, SA0</li><li>– 3.3/3.45/4V CPU voltage regulator</li><li>– Check 22 ohm x 2 resistor arrays in cache circuit – are they used?</li><li>– Check chipset power management signals, pins: 62, 156, 160</li><li>– Check (82C602) load capacitors for RTC crystal?</li></ul> <div>TODO – PCB Layout:</div> <ul style="list-style-type: none"><li>– PQFP–208 – modify to be hand–soldering friendly</li><li>– Check headers footprints</li><li>– Check footprints for the inductors (VGA)</li></ul> <div>74xx Logic:</div> <ul style="list-style-type: none"><li>74F244 x 2 – DRAM address and control buffers?</li><li>74F138 – DACK decoder</li><li>74LS157 – Interrupt selector</li><li>7407 – Keyboard buffers; Reset circuit; BCLK buffer, anything else?</li><li>74F08(1) – Cache byte enable / chip select</li><li>74F08(2) – FLUSH# circuit; LDESH# circuit</li><li>74LS14 – Reset circuit, FLUSH# circuit</li><li>74F245 – CA[23:16] – LA[23:17].SA[19:16]</li></ul> <div>Checked:</div> <ul style="list-style-type: none"><li>– RTC crystal connection – what is the value of load capacitors?</li><li>– Cache data signals</li><li>– Cache control signals + cache configuration jumpers</li><li>– Cache address lines</li><li>– DRAM schematic</li><li>– ISA pull–ups</li><li>– Local bus pull–ups</li><li>– CPU configuration jumpers</li></ul>		
B	<div>ISA</div> <div>File: ISA.kicad_sch</div>	<div>Buffers</div> <div>File: Buffers.kicad_sch</div>	<div>RTL8019AS Ethernet Controller</div> <div>File: Ethernet.kicad_sch</div>			
	<div>Memory</div> <div>File: Memory.kicad_sch</div>	<div>Keyboard and BIOS</div> <div>File: Keyboard_BIOS.kicad_sch</div>	<div>AD1816 Audio Controller</div> <div>File: Audio.kicad_sch</div>			
	<div>Chipset</div> <div>File: Chipset.kicad_sch</div>	<div>TGUI9440 VGA Controller</div> <div>File: TGUI9440_VGA.kicad_sch</div>	<div>Decoupling Dapacitors</div> <div>File: Decoup_caps.kicad_sch</div>			
C	<div>Power</div> <div>File: Power.kicad_sch</div>	<div>TGUI9440 VGA Memory</div> <div>File: TGUI9440_Mem.kicad_sch</div>				
	<div>Pull–ups</div> <div>File: Pull–ups.kicad_sch</div>	<div>Super I/O</div> <div>File: Super_IO.kicad_sch</div>				
D						<div></div> <div>Sheet: /</div> <div>File: mb486sr.kicad_sch</div> <div>Title: 486 Sandy River Motherboard</div> <div>Size: A4</div> <div>Date:</div> <div>KiCad E.D.A. kicad (6.0.2)</div> <div>Rev:</div> <div>Id: 1/17</div>
	1	2	3	4	5	6













































Sheet: /AD1816 Audio Controller/  
File: Audio.kicad\_sch

### Title: 486 Sandy River Motherboard

Size: A4 Date:  
KiCad E.D.A. kicad (6.0.2)

Rev:  
Id: 16/17



Sheet: /Decoupling Dapacitors/  
File: Decoup\_caps.kicad\_sch

**Title:**

Size: A4

Date:

KiCad E.D.A. kicad (6.0.2)

**Rev:**

Id: 17/17