

KALYANI GOVERNMENT ENGINEERING COLLEGE

Department of Electronics and Communication Engineering

PROJECT REPORT

**UART Communication System
using Verilog-HDL**

Bachelor of Technology (B.Tech)

in

Electronics and Communication Engineering

Submitted By

Sk Jalal Uddin

Kalyani Government Engineering College

Kalyani, Nadia – 741235

West Bengal, India

Academic Year: 2025–2026

Table of Contents

Chapter 1: Introduction

- 1.1 Overview of UART Communication
- 1.2 Asynchronous Serial Transmission
- 1.3 Project Objectives and Scope

Chapter 2: System Architecture

- 2.1 Baud Rate Generator Architecture
- 2.2 UART Transmitter (TX) FSM
- 2.3 UART Receiver (RX) FSM
- 2.4 Top-Level Integration and Loopback

Chapter 3: Module Implementation and Source Code

- 3.1 Baud Rate Generator (Baud_Rate_Generator.v)
- 3.2 Transmitter Module (uart_tx.v)
- 3.3 Receiver Module (uart_rx.v)
- 3.4 Top-Level Integration (uart_top.v)

Chapter 4: Testbench and Verification

- 4.1 Testbench Methodology and Loopback
- 4.2 Comprehensive Test Sequences
- 4.3 Testbench Source Code (uart_tb.v)

Chapter 5: Conclusion

References

Chapter 1: Introduction

1.1 Overview of UART Communication

The Universal Asynchronous Receiver-Transmitter (UART) is a fundamental hardware communication protocol utilized in digital systems and microcontrollers. Unlike synchronous protocols (such as SPI or I2C) that require a shared clock line, UART facilitates full-duplex communication using only two data wires: Transmit (TX) and Receive (RX). This significantly reduces pin count and routing complexity in embedded systems.

1.2 Asynchronous Serial Transmission

Because there is no shared clock, UART relies on asynchronous transmission. Both the transmitting and receiving devices must agree upon a specific data rate, known as the Baud Rate, beforehand. Data is transmitted serially, bit by bit. A standard UART frame consists of a START bit (logic low), followed by a data payload (typically 8 bits), and concludes with a STOP bit (logic high). The receiver detects the START bit edge and samples the subsequent bits precisely based on the agreed-upon baud rate timing.

1.3 Project Objectives and Scope

The objective of this assignment is to design, implement, and verify a complete UART Communication System using Verilog Hardware Description Language (HDL). The project requires the structural and behavioral modeling of the following components:

- Baud Rate Generator: To divide the system clock into appropriate sampling ticks.
- UART Transmitter: An FSM-based module to serialize parallel data.
- UART Receiver: An FSM-based module to deserialize incoming bitstreams.
- Top-Level Module: Integrates the components for testing.

The final design's robustness will be verified using a comprehensive loopback testbench that dynamically injects multiple stress-test patterns.

Chapter 2: System Architecture

This chapter outlines the architectural strategy used to construct the UART system, relying on modularity and Finite State Machines (FSMs) for reliable control logic.

2.1 Baud Rate Generator Architecture

The baud rate generator is essentially a programmable frequency divider. It takes the high-speed system clock (e.g., 50 MHz) and scales it down to match the required communication speed (e.g., 9600 Baud). The architecture utilizes a digital counter that increments on every system clock edge. When the counter reaches a parameterized threshold ($\text{CLOCK_FREQ} / \text{BAUD_RATE}$), it resets and pulses a 'baud_tick' signal for exactly one clock cycle. This tick drives the state transitions in both the TX and RX modules.

2.2 UART Transmitter (TX) FSM

The transmitter handles parallel-to-serial conversion. It is governed by a 4-state FSM (IDLE, START, DATA, STOP). In the IDLE state, the TX line is held high. When a 'tx_start' signal is detected, the FSM latches the 8-bit input data and moves to the START state, driving the TX line low. In the DATA state, it shifts out the latched data bit-by-bit via a shift register, incrementing a 3-bit counter until all 8 bits are sent. Finally, it enters the STOP state, pulling the TX line high again and asserting 'tx_done'. Transitions between START, DATA, and STOP only occur precisely on the 'baud_tick'.

2.3 UART Receiver (RX) FSM

The receiver performs serial-to-parallel conversion. It continuously monitors the RX line in the IDLE state. A falling edge (1 to 0 transition) indicates an incoming START bit, pushing the FSM into the START state. On the subsequent baud ticks, it enters the DATA state, sampling the RX line and shifting the bits into an internal register. After 8 bits are captured, it transitions to the STOP state, where it expects the line to return high. Upon successful capture, it outputs the assembled 8-bit data and asserts the 'rx_done' flag.

2.4 Top-Level Integration and Loopback

The top module wires the baud generator, transmitter, and receiver together. Crucially, the architecture is designed to support parameterized instantiation, allowing the system clock frequency and target baud rate to be easily modified without altering the core logic. In the verification phase, a 'loopback' configuration is used where the TX output is directly wired to the RX input, creating a self-testing communication channel.

Chapter 3: Module Implementation and Source Code

3.1 Baud Rate Generator (Baud_Rate_Generator.v)

This module calculates the required counter limit using the localparam 'BAUD_COUNT'. It triggers a one-cycle 'baud_tick' every time the counter reaches this limit.

```
`timescale 1ns / 1ps
module Baud_Rate_Generator #(
    parameter CLOCK_FREQ = 20,
    parameter BAUD_RATE  = 2
)
(
    input  wire clk,
    input  wire rst,
    output reg baud_tick
);

localparam BAUD_COUNT = CLOCK_FREQ / BAUD_RATE;
reg [15:0] counter;

always @(posedge clk)
begin
    if (rst) begin
        counter    <= 0;
        baud_tick <= 0;
    end else begin
        if(counter == BAUD_COUNT-1) begin
            counter    <= 0;
            baud_tick <= 1;
        end else begin
            counter    <= counter + 1;
            baud_tick <= 0;
        end
    end
end
end
endmodule
```

3.2 Transmitter Module (uart_tx.v)

The transmitter latches the data asynchronously to the baud tick, but shifts the data synchronously with the baud tick, ensuring accurate baud-rate compliance.

```
`timescale 1ns / 1ps
module uart_tx(
    input  wire clk,
    input  wire rst,
    input  wire baud_tick,
    input  wire tx_start,
    input  wire [7:0] tx_data,
    output reg tx,
    output reg tx_busy,
    output reg tx_done
);

localparam IDLE  = 2'd0, START = 2'd1, DATA = 2'd2, STOP  = 2'd3;
reg [1:0] state;
reg [7:0] shift_reg;
reg [2:0] bit_count;

always @(posedge clk) begin
    if(rst) begin
        state <= IDLE; tx <= 1'b1; tx_busy <= 1'b0; tx_done <= 1'b0;
        shift_reg <= 8'd0; bit_count <= 3'd0;
    end else begin
        tx_done <= 1'b0;
        if(state == IDLE) begin
            tx <= 1'b1; tx_busy <= 1'b0;
            if(tx_start) begin
                shift_reg <= tx_data; bit_count <= 3'd0; tx_busy <= 1'b1;
                state <= START;
            end
        end else if(baud_tick) begin
            case(state)
                START: begin tx <= 1'b0; state <= DATA; end
                DATA: begin
                    tx <= shift_reg[0];
                    shift_reg <= shift_reg >> 1;
                    if(bit_count == 3'd7) state <= STOP;
                    else bit_count <= bit_count + 1;
                end
                STOP: begin
                    tx <= 1'b1; tx_busy <= 1'b0; tx_done <= 1'b1; state <=
IDLE;
                end
            endcase
        end
    end
end
endmodule
```

3.3 Receiver Module (uart_rx.v)

The receiver triggers its START state immediately upon detecting a low signal on the 'rx' line, guaranteeing no delay in frame synchronization.

```
`timescale 1ns / 1ps
module uart_rx(
    input  wire clk,
    input  wire rst,
    input  wire baud_tick,
    input  wire rx,
    output reg [7:0] rx_data,
    output reg rx_done
);

localparam IDLE = 2'd0, START = 2'd1, DATA = 2'd2, STOP = 2'd3;
reg [1:0] state;
reg [7:0] shift_reg;
reg [2:0] bit_count;

always @(posedge clk) begin
    if(rst) begin
        state <= IDLE; bit_count <= 3'd0; shift_reg <= 8'd0; rx_data <=
8'd0; rx_done <= 1'b0;
    end else begin
        rx_done <= 1'b0;
        if(state == IDLE) begin
            if(rx == 1'b0) state <= START;
        end else if(baud_tick) begin
            case(state)
                START: begin
                    if(rx == 1'b0) begin bit_count <= 3'd0; state <= DATA;
end
                    else state <= IDLE;
                end
                DATA: begin
                    shift_reg[bit_count] <= rx;
                    if(bit_count == 3'd7) state <= STOP;
                    else bit_count <= bit_count + 1;
                end
                STOP: begin
                    if(rx == 1'b1) begin rx_data <= shift_reg; rx_done <=
1'b1; end
                    state <= IDLE;
                end
            endcase
        end
    end
end
endmodule
```

3.4 Top-Level Integration (uart_top.v)

The top_fifo module structures the system together. It passes the parameterized CLOCK_FREQ and BAUD_RATE down into the Baud Generator.

```
`timescale 1ns / 1ps
module uart_top #
(
    parameter CLOCK_FREQ = 50000000,
    parameter BAUD_RATE  = 9600
)
(
    input wire clk, rst, tx_start,
    input wire [7:0] tx_data,
    input wire rx,
    output wire tx,
    output wire [7:0] rx_data,
    output wire tx_busy, tx_done, rx_done
);

wire baud_tick;

Baud_Rate_Generator #(.CLOCK_FREQ(CLOCK_FREQ), .BAUD_RATE(BAUD_RATE))
baud_gen
(
    .clk(clk), .rst(rst), .baud_tick(baud_tick)
);

uart_tx transmitter
(
    .clk(clk), .rst(rst), .baud_tick(baud_tick),
    .tx_start(tx_start), .tx_data(tx_data), .tx(tx),
    .tx_busy(tx_busy), .tx_done(tx_done)
);

uart_rx receiver
(
    .clk(clk), .rst(rst), .baud_tick(baud_tick),
    .rx(rx), .rx_data(rx_data), .rx_done(rx_done)
);
endmodule
```


Chapter 4: Testbench and Verification

4.1 Testbench Methodology and Loopback

To rigorously test the UART system, the testbench (uart_tb.v) employs a 'loopback' configuration using a continuous assignment statement: 'assign rx = tx'. This creates a closed-loop system where whatever the transmitter sends, the receiver immediately catches. To accelerate simulation time, the testbench overrides the default parameters, using a 20Hz clock and a baud rate of 2.

4.2 Comprehensive Test Sequences

The testbench features an automated, self-checking monitor block. It utilizes a custom Verilog 'task' called 'send_byte' to manage the handshaking of the 'tx_start' and 'tx_done' signals. The simulation forces the DUT through 14 distinct test sequences, including:

- Edge Cases: Max value (0xFF), Min value (0x00).
- Bit Toggling: Alternating bits (0xAA, 0x55), Walking Ones, and Walking Zeros to expose shift register errors.
- Stress Testing: A loop of 100 randomly generated bytes transmitted back-to-back.

4.3 Testbench Source Code Snippet (uart_tb.v)

Below is the core structure of the testbench, highlighting the loopback assignment and the task-based automated checking mechanism.

```
`timescale 1ns/1ps
module uart_tb;

    reg clk, rst, tx_start;
    reg [7:0] tx_data;
    wire tx, rx, tx_busy, tx_done, rx_done;
    wire [7:0] rx_data;

    // Loopback
    assign rx = tx;

    uart_top #(.CLOCK_FREQ(20), .BAUD_RATE(2)) DUT (
        .clk(clk), .rst(rst), .tx_start(tx_start), .tx_data(tx_data),
        .rx(rx), .tx(tx), .rx_data(rx_data), .tx_busy(tx_busy),
        .tx_done(tx_done), .rx_done(rx_done)
    );


    initial begin
        clk = 0;
        forever #10 clk = ~clk;
    end

    // ... (Test sequences omitted for brevity, utilizing send_byte task) ...


    task send_byte;
        input [7:0] data;
        begin
            @(posedge clk);
            tx_data = data; tx_start = 1'b1;
            @(posedge clk);
            tx_start = 1'b0;
            wait(tx_done);
            @(posedge clk);
        end
    endtask

    always @(posedge clk) begin
        if(rx_done) begin
            if(rx_data == tx_data) $display("PASS Time=%0t Data=%h", $time,
rx_data);
            else $display("FAIL Time=%0t Expected=%h Received=%h", $time,
tx_data, rx_data);
        end
    end
endmodule
```

4.4 SIMULATION



4.5 BLOCK DIAGRAM



Chapter 5: Conclusion

This assignment successfully outlines the design, development, and rigorous verification of a Universal Asynchronous Receiver-Transmitter (UART) communication system using Verilog HDL. By heavily relying on Finite State Machine (FSM) theory, both the transmitter and receiver modules achieved accurate parallel-to-serial and serial-to-parallel data conversion, governed seamlessly by a customized baud rate generator.

The integration of a parameterized top module ensures that the design is highly reusable and easily adaptable to various system clocks and baud rates in real-world FPGA implementations. Furthermore, the extensive loopback testbench, which validated corner cases like 'walking ones', 'walking zeros', and high-volume randomized stress testing, confirms the robust functional integrity of the RTL logic without any data corruption or framing errors.

References

- [1] M. M. Mano and M. D. Ciletti, Digital Design: With an Introduction to the Verilog HDL, 5th ed. Upper Saddle River, NJ, USA: Pearson, 2013.
- [2] S. Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, 2nd ed. Palo Alto, CA, USA: SunSoft Press, 2003.
- [3] IEEE Standard for Verilog Hardware Description Language, IEEE Std 1364-2005, IEEE, 2006.