Stephen Oliver

Prof. Mitchel Fry

Computer Organization

07 February 2017

ASM Lab 4

PART 1:



PART 2.1:


ASM_Lab4_P2_1 - VisUAL
File
Help
New
Open
Save
Settings
Tools
Emulation Complete
Line 9
Issues 0
Execute
Reset
Step Backwards
Step Forwards
Reset to continue editing code
1 MOV r1, #1
2 LSL r1, r1, #1
3 LSL r1, r1, #1
4 LSL r1, r1, #1
5 LSL r1, r1, #1
6 LSL r1, r1, #1
7 LSL r1, r1, #1
8 LSL r1, r1, #1
9 LSL r1, r1, #1
10
Shift
R0 0x0 Dec Bin Hex
R1 256 Dec Bin Hex
R2 0x0 Dec Bin Hex
R3 0x0 Dec Bin Hex
R4 0x0 Dec Bin Hex
R5 0x0 Dec Bin Hex
R6 0x0 Dec Bin Hex
R7 0x0 Dec Bin Hex
R8 0x0 Dec Bin Hex
R9 0x0 Dec Bin Hex
R10 0x0 Dec Bin Hex
R11 0x0 Dec Bin Hex
R12 0x0 Dec Bin Hex
R13 0xFF000000 Dec Bin Hex
LR 0x0 Dec Bin Hex
Clock Cycles
Current Instruction: 1 Total: 9
CSPR Status Bits (NZCV) 0 0 0 0

PART 2.2:


ASM_Lab4_P2_2 - VisUAL
File
Help
New
Open
Save
Settings
Tools
Emulation Complete
Line 9
Issues 0
Execute
Reset
Step Backwards
Step Forwards
Reset to continue editing code
1 MOV r1, #256
2 LSR r1, r1, #1
3 LSR r1, r1, #1
4 LSR r1, r1, #1
5 LSR r1, r1, #1
6 LSR r1, r1, #1
7 LSR r1, r1, #1
8 LSR r1, r1, #1
9 LSR r1, r1, #1
10
Shift
R0 0x0 Dec Bin Hex
R1 1 Dec Bin Hex
R2 0x0 Dec Bin Hex
R3 0x0 Dec Bin Hex
R4 0x0 Dec Bin Hex
R5 0x0 Dec Bin Hex
R6 0x0 Dec Bin Hex
R7 0x0 Dec Bin Hex
R8 0x0 Dec Bin Hex
R9 0x0 Dec Bin Hex
R10 0x0 Dec Bin Hex
R11 0x0 Dec Bin Hex
R12 0x0 Dec Bin Hex
R13 0xFF000000 Dec Bin Hex
LR 0x0 Dec Bin Hex
Clock Cycles
Current Instruction: 1 Total: 9
CSPR Status Bits (NZCV) 0 0 0 0