

Please generate a 5-to-32 decoder design in Verilog defined as:

module decoder5_32(in[4:0], out[31:0]); //Insert code here endmodule

```
module decoder5_32(
    input [4:0] in,
    output [31:0] out
);

assign out = (1 << in);
endmodule</pre>
```

However, the above code might not work as expected due to the nature of the expression (1 << in), which is not directly supported in Verilog for generating a one-hot output. Here's a more accurate implementation using a case statement:

```
module decoder5_32(
input [4:0] in,
output [31:0] out
);
always @(*) begin
case(in)
```

```
5'b10101: out = 32'b000000000100000000000000000000;
 default: out = 32'b0;
endcase
end
endmodule
```

Alternatively, you can use a more concise approach with a loop:

```
module decoder5_32(
    input [4:0] in,
    output [31:0] out
);

always @(*) begin
    out = 32'b0;
    if(in < 32) begin
        out[in] = 1'b1;
    end
end
end
end</pre>
```

This version is simpler and more efficient, as it directly sets the output bit corresponding to the input value to 1, while all other bits are set to 0.