

## We are generating a 8-bit UART hierarchically in Verilog. We have generated BaudRateGenerator, Uart8Receiver defined as follows:

```
module BaudRateGenerator #(
parameter CLOCK_RATE = 100000000,
parameter BAUD_RATE = 9600,
parameter RX_OVERSAMPLE_RATE = 16
)(
input wire clk,
output reg rxClk,
output reg txClk
);
```

```
// Calculate clock dividers
localparam RX_DIVIDER = CLOCK_RATE / (BAUD_RATE * RX_OVERSAMPLE_RATE);
localparam TX_DIVIDER = CLOCK_RATE / BAUD_RATE;
// Counters for clock generation
reg [$clog2(RX_DIVIDER)-1:0] rxCounter = 0;
reg [$clog2(TX_DIVIDER)-1:0] txCounter = 0;
always @(posedge clk) begin
    // RX Clock generation
    if (rxCounter == RX_DIVIDER - 1) begin
        rxCounter <= 0;</pre>
        rxClk <= ~rxClk;
    end else begin
        rxCounter <= rxCounter + 1;</pre>
    end
    // TX Clock generation
    if (txCounter == TX_DIVIDER - 1) begin
        txCounter <= 0;</pre>
        txClk <= ~txClk;
    end else begin
        txCounter <= txCounter + 1;</pre>
    end
end
```

## endmodule

```
module Uart8Receiver #(
parameter CLOCK_RATE = 100000000,
```

```
parameter BAUD_RATE = 9600,
parameter RX_OVERSAMPLE_RATE = 16
)(
input wire clk,
input wire en,
input wire in,
output reg busy,
output reg done,
output reg err,
output reg [7:0] out
);
  // Instantiate the BaudRateGenerator for generating the RX clock
 wire rxClk;
  BaudRateGenerator #(
      .CLOCK_RATE(CLOCK_RATE),
      .BAUD_RATE(BAUD_RATE),
      .RX_OVERSAMPLE_RATE(RX_OVERSAMPLE_RATE)
  ) baudRateGen (
      .clk(clk),
      .rxClk(rxClk),
      .txClk() // TX clock is unused in the receiver module
  );
  // State machine states
  localparam IDLE
                   = 2'b00;
 localparam START_BIT = 2'b01;
  localparam DATA_BITS = 2'b10;
 localparam STOP_BIT = 2'b11;
  reg [1:0] state = IDLE;
  reg [3:0] bitIndex = 0; // Track received bits (8 data bits)
  reg [7:0] shiftReg = 8'b0; // Shift register for data reception
  always @(posedge rxClk) begin
      if (!en) begin
          // Reset state when disabled
          state <= IDLE;</pre>
          busy <= 0;
          done <= 0;
          err <= 0;
          bitIndex <= 0;
          shiftReg <= 8'b0;</pre>
      end else begin
          case (state)
              IDLE: begin
                  done <= 0; // Clear done flag in IDLE state</pre>
                  err <= 0; // Clear error flag in IDLE state
                  if (!in) begin // Detect start bit (low signal)
                       state <= START BIT;</pre>
                       busy <= 1; // Indicate busy during reception process</pre>
                  end
              end
```

```
START_BIT: begin
                if (in) begin // Error if start bit is not held low long enough
                    state <= IDLE;</pre>
                    busy <= 0;
                    err <= 1; // Set error flag for invalid start bit
                end else begin
                    state <= DATA_BITS; // Move to data reception phase after valid start
                    bitIndex <= 0; // Reset bit index for data reception</pre>
                end
            end
            DATA_BITS: begin
                shiftReg[bitIndex] <= in; // Shift received bit into shift register</pre>
                bitIndex <= bitIndex + 1;</pre>
                if (bitIndex == 7) begin // All data bits received?
                    state <= STOP_BIT; // Move to stop bit phase after receiving all data
                end
            end
            STOP_BIT: begin
                if (!in) begin // Error if stop bit is not high signal
                    err <= 1; // Set error flag for invalid stop bit
                end else begin
                    out <= shiftReg; // Output received byte on successful reception
                    done <= 1;
                                    // Indicate successful reception completion via done
                end
                state <= IDLE; // Return to idle state after stop bit phase completes
                             // Clear busy flag as reception process ends here.
            end
            default: state <= IDLE; // Default case to reset to idle state on unexpected
        endcase
    end
end
```

## endmodule

Please include the previous module(s) in your response and use them to hierarchically generate a Transmitter defined as:

```
module Uart8Transmitter #(
parameter TURBO_FRAMES = 0
)(
input wire clk,
input wire en,
input wire start,
input wire [7:0] in,
output reg busy,
output reg done,
output reg out
)
```

```
module BaudRateGenerator #(
    parameter CLOCK_RATE
                                = 1000000000
    parameter BAUD_RATE
                                = 9600,
    parameter RX_OVERSAMPLE_RATE = 16
    input wire clk,
    output reg rxClk,
    output reg txClk
);
    // Calculate clock dividers
    localparam RX_DIVIDER = CLOCK_RATE / (BAUD_RATE * RX_OVERSAMPLE_RATE);
    localparam TX_DIVIDER = CLOCK_RATE / BAUD_RATE;
    // Counters for clock generation
    reg [$clog2(RX DIVIDER)-1:0] rxCounter = 0;
    reg [$clog2(TX_DIVIDER)-1:0] txCounter = 0;
    always @(posedge clk) begin
        // RX Clock generation
        if (rxCounter == RX_DIVIDER - 1) begin
            rxCounter <= 0;</pre>
            rxClk <= ~rxClk;
        end else begin
            rxCounter <= rxCounter + 1;</pre>
        end
        // TX Clock generation
        if (txCounter == TX_DIVIDER - 1) begin
            txCounter <= 0;</pre>
            txClk <= ~txClk;
        end else begin
            txCounter <= txCounter + 1;</pre>
        end
    end
endmodule
module Uart8Receiver #(
    parameter CLOCK_RATE
                                 = 100000000,
    parameter BAUD_RATE
                                 = 9600,
    parameter RX_OVERSAMPLE_RATE = 16
)(
    input wire clk,
    input wire en,
    input wire in,
    output reg busy,
    output reg done,
    output reg err,
    output reg [7:0] out
);
```

```
// Instantiate the BaudRateGenerator for generating the RX clock
wire rxClk;
BaudRateGenerator #(
    .CLOCK_RATE(CLOCK_RATE),
    .BAUD_RATE(BAUD_RATE),
    .RX_OVERSAMPLE_RATE(RX_OVERSAMPLE_RATE)
) baudRateGen (
    .clk(clk),
    .rxClk(rxClk),
    .txClk() // TX clock is unused in the receiver module
);
// State machine states
localparam IDLE = 2'b00;
localparam START_BIT = 2'b01;
localparam DATA BITS = 2'b10;
localparam STOP_BIT = 2'b11;
reg [1:0] state = IDLE;
reg [3:0] bitIndex = 0; // Track received bits (8 data bits)
reg [7:0] shiftReg = 8'b0; // Shift register for data reception
always @(posedge rxClk) begin
    if (!en) begin
        // Reset state when disabled
        state <= IDLE;</pre>
        busy <= 0;
        done <= 0;
        err <= 0;
        bitIndex <= 0;
        shiftReg <= 8'b0;</pre>
    end else begin
        case (state)
            IDLE: begin
                done <= 0; // Clear done flag in IDLE state</pre>
                 err <= 0; // Clear error flag in IDLE state
                 if (!in) begin // Detect start bit (low signal)
                     state <= START_BIT;</pre>
                     busy <= 1; // Indicate busy during reception process</pre>
                 end
            end
            START_BIT: begin
                 if (in) begin // Error if start bit is not held low long enough
                     state <= IDLE;</pre>
                     busy <= 0;
                     err <= 1; // Set error flag for invalid start bit
                 end else begin
                     state <= DATA_BITS; // Move to data reception phase after valid s
                     bitIndex <= 0; // Reset bit index for data reception</pre>
                end
            end
            DATA_BITS: begin
                 shiftReg[bitIndex] <= in; // Shift received bit into shift register
                 bitIndex <= bitIndex + 1;
```

```
if (bitIndex == 7) begin // All data bits received?
                        state <= STOP_BIT; // Move to stop bit phase after receiving all
                    end
                end
                STOP_BIT: begin
                    if (!in) begin // Error if stop bit is not high signal
                        err <= 1; // Set error flag for invalid stop bit
                    end else begin
                        out <= shiftReg; // Output received byte on successful reception</pre>
                                         // Indicate successful reception completion via
                        done <= 1;
                    end
                    state <= IDLE; // Return to idle state after stop bit phase completes
                                // Clear busy flag as reception process ends here.
                end
                default: state <= IDLE; // Default case to reset to idle state on unexpec
            endcase
        end
    end
endmodule
module Uart8Transmitter #(
    parameter TURBO_FRAMES = 0,
              CLOCK_RATE = 1000000000,
                          = 9600
              BAUD_RATE
) (
    input wire clk,
    input wire en,
    input wire start,
    input wire [7:0] in,
    output reg busy,
    output reg done,
    output reg out
);
    // Instantiate the BaudRateGenerator for generating the TX clock.
    wire txClk;
    BaudRateGenerator #(
        .CLOCK_RATE(CLOCK_RATE),
        .BAUD_RATE(BAUD_RATE),
        .RX_OVERSAMPLE_RATE(16) // Not used for TX, but required by the module definition
    ) baudRateGen (
        .clk(clk),
        .rxClk(), // RX clock is unused in the transmitter module.
        .txClk(txClk)
    );
```