

Please generate a 5-to-32 decoder design in Verilog defined as:

module decoder5_32(in[4:0], out[31:0]); //Insert code here endmodule

```
module decoder5 32(
input [4:0] in,
output [31:0] out
);
reg [31:0] out_reg;
always @(*) begin
case (in)
```